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One of the most time consuming parts of the design process is the debugging of
the project. This happens when simple modifications to a circuit require recompilation
of the whole circuit.
In the CAD tool currently available for digital systems design, compilation is a
bottle neck. The VOHL system has an extremely efficient simulator phase and a
reasonable but slower compilation phase.
This thesis investigates a mechanism for eliminating the need to recompile the
complete circuit when small changes are needed.
c .
THESIS DISCLAIMER
The reader is cautioned that computer programs developed in this research may
not have been exercised for all cases of interest. While every effort has been made,
within the time available, to ensure that the programs are free of computational and
logic errors, they cannot be considered validated. Any application of these programs
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The project of the multilevel logic simulator began in 1981 when Ausif
Mahmood, as part of his doctoral research at the Washington State University, started
the construction of a VLSI logic simulator, that had been developed by Dr. H. B.
Rigas. The principal idea of this development was to try to design a simulator that
could have superior performance to commercial systems and be portable among a
number of off-the shelf computer systems.
The system was enhanced in 1986 when Lt. J. Scott Kelly, as part of his Master
of Sciences degree, made some modifications in the existing system to add facilities to
the simulator.
In the initial stage of the simulator a circuit is built using the VLSI-Oriented
Hardware Language, or VOHL. With this syntax the user can totally describe the
circuit to be simulated. This description of the circuit is sent to the Compiler program
which translates the VOHL statements into a series of data structures that allow a
posterior simulation of the circuit. After the data structures are built, the Tuning
Wheel Simulator executes the actual simulation of the circuit.
B. THE TOOLS
1. VOHL syntax
The VOHL description language allows the user to describe the digital circuits.
The complete presentation of the language was presented in Mahmood ( [Ref 1] ). To
allow a presentation of a brief description of the language, the circuit presented in
Figure 1.1 was designed. Figure 1.2 presents the VOHL syntax for this circuit, showing
all the possibilities that are available in the language for the description of a circuit.
Each circuit that we want to describe in the VOHL is called a module, and the
begiiming of each module is presented by the keyword MODULE, followed by the
name that the user wants to give to the module. The next step in the description of
the circuit is the presentation of its inputs and outputs, and these parts are defined in
the syntax by the keywords INPUT and OUTPUT, respectively. After each one of
these keywords the user presents the names of the variables that are the inputs and the
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Figure 1.1 A digital circuit - schematic
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MODULE ; TEST;
INPUTS : clr, CLK, EN;
OUTPUTS : A;
TYPES : NANDTHRE : NANDTl ;
EXOR : EXORl ;
NOR ; NORl ;
NAND : NANDl ; « ,,
INTERNALS : Al , A2 , A3, A4, A5 , A6 , A7 , A8, A9 , AlO, All,
A12, A13, A14, A15, A16, A17, A18, A19;
}
A17 = ANDFOUR (A12, AlO, A6 , EN);
Al = OR (CLK, EN);
. , .
USING (NOEXP. EXORl) : A2 = EXOR (clr, Al);
A19 = ORTHREE (A17, A18, A14);
A5 = IITVERT (A4); ......
USING (NANDl) : A7 , AS, A9 = SRBLOCK (clr, A6 , A4);
A12, A13, A14, A15, A16 = RETDBLO (A3, A5 , Al , AS, All, A6);
A - AND (clr, A19);
USING (N0EaP,N0R1) : AlO = NOR (A5, AS);
USING (HOEXP, NANDl) : A4 = NAND (EN, A3);
All = ORFOUR (AlO, A7, A2, EN);
USING (N0EXP,NAI'4DT1) : A3 = NANDTHR (CLK,A1,A2)
A6 = ANDTHRE (A4, A2, Al )
;
A18 = NAI^JDFOU (Al, clr, A13, A8);




EXORl : RISEDEL(1,0)=3, FALLDEL(0 , 0)=2
;
NANDTl : RISEDELL(2 , )=2, FALLDEL(1 ,0)=3
;
A1^IDF0UR : FANOUT = 10 ;
ORTHREE : OVERLOAD =2;
, ^
NANDl: RISEDELAY(0,0)=3, FALLDELAY(0 ,0)=2
,
RISEDELAY(1,0)=4;
INITIALIZE : A = 1, A10= 1, A3 = ;
PRINTOUT : clr, CLK, EN, A5 , A;
END;
Figure 1.2 A VOHL description of a circuit
The keyword TYPES begins the next part in the description. This part can be
divided into two parts: the first part begins with the keyword INTERNALS, and lists
all the variables that are restricted to the circuit being described,i.e., those that are not
inputs or outputs to the circuit. The second part does not have a specified keyword to
define it. In this part the user presents the names that he/she has given to those gates
that have specifications that are different from the default specifications for the gates.
For example, if the user wants to use one of the AND gates of the circuit with diflerent
delay values he/she might name this type of gate as ANDl. This information will
14
appear in the description as AND : ANDl, and when the compiler reads this definition
it will expect a further definition of the changes for this kind of gate. All the gates that
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Figure 1.3 The library of primitives
Since all the variables and modified gates that will be used in the circuit are
already declared, the user can now start to describe the circuit to be simulated. The
actual structure of the circuit is presented in the following scheme:
output variable = primitive name (input variables)
where:
1. output variable - one (or more) of the outputs or internals presented in the
declaration part of the circuit;
2. primitive name - one of the primitives that is supported by the system in its
library or an user primitive that will be described in future modules. The library
of primitives that are actually supported by the system is presented in the
Figure 1.3;
3. input variable - one (or more) of the variables (input, output or internals)
presented in the declaration part of the circuit.
The library of primitives presented in the Figure 1.3 appears as a table, with
each element having 5 different fields. A complete description of the meaning of the
fields can be found in Kelly ( [Ref 2] ).The fields that compose the library of primitives
are:
15
1. The user-defined name of the primitive
2. number of inputs in the primitive
3. number of outputs in the primitive
4. type of description available for the primitive - This number shows what kind of
description was made for the primitive. If the primitive has a block level
description this number is 0. If the description is a structural description this
number is 1 and if the description is composed by both types of descriptions
this number is 2. This field is important because, depending of the type of
description of the primitive, some restrictions apply to its use in both, the
Compiler and the Editor programs.
5. primitive level - This field shows the level of the primitives supported by the
system. If the primitives are basic gates, they are in the lowest level of the
system, and consequently, the level will be 0. If the primitive is composed only
by gates of level it will be a level 1 primitive. If in the composition of the
primitive contains at least one level 1 description, it will be a level 2 primitive,
and so on.
During the description of the circuit the user also presents to the system with
the gates that he/she defmed in the TYPES part of the description to be used. The
position of the gates are indicated by using the ke>-word USING, followed by the name
given by the user to that specific gate. When the system reads the keyivord it
understands that some of the characteristics of this gate are different from the standard
values, and it will expect the definition of these values in a future part of the syntax.
After the description of the circuit the user presents the control specifications
for the simulation. First of all, the keyword DEFINE is used to allow the user to define
gates with specifications that are different from those specified in the library. In this
part the user presents the specification for the specific gates that were presented in the
TYPES part of the description or for a general gate. In this part the user can specify
rise delay, fall delay and fanout for a gate as well as defme its functional description.
Some of the primitives presented in the library are really a collection of gates
that are defined for the system and that can be treated as a single element. However,
the user might need to modify some of the internal characteristics of these elements,
and to do that it is necessary to expand the gate to a lower level. In the VOHL syntax
expansion to a lower level is invoked by the keyword EXPAND, where the user
expands a gate to a lower level and makes the necessary modifications to the gate. The
Figure 1.4 shows the expansion of the RETDBLO to allow the internal gates of the
circuits to have delays that are different from the standard delays.
16
MODULE : RETDBLO ;
INPUTS : CLR, D, CLK, DUMl , DUM2 , DUM3 ;
OUTPUTS : Q, QC, DM1, DM2, DM3 ;
TYPES : INTERNALS : X, Y, W, Z ;
X = NAND(Z, Y) ;
Y = NANDTHRE? X,CLR, CLK) ;
W = NANDTHRE(Y, CLK, Z) ;
Z = NANDTHRE(W, CLR, D) ;
Q = NAND(Y, QC) ;
QC = (HANDTHRE(Q, CLR, W) ;
Figure 1.4 The RETDBLOck - expansion
The keyword INITIAL is used if any of the internals or outputs must be
initialized to a specified value. The PRINTOUT keyword is used to show the variables
that will be printed after the simulation.
If during the description of the circuit the user defines a primitive that is not
one of those supported by the system this new primitive needs to be described to the
system. This description is done in the same way as the original circuit and is called a
submodule. The submodules will have the same syntax as the principal module, with
the restrictions that the name that appears after the keyword MODULE needs to be
the same name that appeared in the primitive part of the description, and that those
submodules need to be described after the end of the description of the module where it
was named. The Figure 1.5 presents an example of a description using submodules.
2. Compiler
The VOHL statements are compiled into data structures which are used by the
simulator.
One of the most important structures for the system are the descriptor
records. Descriptor records are explained in more detail in the Chapter 2. Briefly, they
are records that describe the behavior of each element. The record is composed by
various fields, each one with its corresponding function. As we can see in Figure 1.6,
the record has fields for the type of primitive function, pointers for up to two inputs
and fields for their values, and also fields for parameters like fall delay, rise delay,
technology, fan-out and so on. The number of inputs or outputs for each gate can be
17
MODULE : ADDFOUR;
INPUTS : AO, Al, A2 , A3, BO, Bl, B2, B3 , CIO ;
OUTPUTS : SO, SI, S2, S3, C03 ;
TYPES s INTERNALS : COO, COl, C02 ;
50, COO = FULLADD (AO, BO, CIO);




52, C02 = FULLADD (A2, B2, COl);
53, C03 - FULLADD (A3, B3, C02)
DEFINE :;
INITIALIZE : CIO=0;
PRINTOUT: S3, S2, SI, SO, C03
;
MODULE : FULLADD ;
INPUTS : A , B , CIN ;
OUTPUTS : S , CO ;
TYPES : INTERNA : X , Y , Z ;
X , Y = HALFADD ( A , B );
S , Z = HALFADD ( X , CIN )
;
CO = OR ( Z , Y );
MODULE : HALFADD ;
INPUTS s C , D ;
OUTPUTS : T , COH ;
TYPES : ;
{
T = EXOR ( C , D );
COH = AND ( C , D );
END
;
Figure 1.5 The VOHL description with sub-modules
extended incrementally using an extension pointer. For example, the three input OR
gate needs two records, one that will hold two inputs and the output and another
record that holds the other input. The descriptor records are connected together by the
head pointer, to form the circuit.
The Figures 1.7 and 1.8 present a simple demonstration circuit and the
connections of the descriptor records for that circuit respectively. We can see that all
the descriptor interconnections follow the way in what they are presented in the VOHL
syntax. More detailed information about how the descriptors are built and
interconnected can be found in [Ref. 3] and in [Ref 4],
The principal function of the compiler is to create a SIMDATA file that will
be used by the simulator to build the descriptor record for each descriptor. The






















Figure 1.6 A descriptor record
descriptor, such as if it is an input, what gate is being used, delays and so on. Figure
1.9a and Figure 1.9b present the SIMDATA file created by the compiler for the circuit
presented in the Figure 1.2 .
To create the SIMDATA file the compiler program first verifies whether the
VOHL program describes only one module or several modules in the circuit. In the
latter case, the submodules that are defmed by the user are placed in an table, that is
called expand table, and the structural description of these modules are moved from
the user program to a temporary library for posterior usage. Also in this phase the
program tries to find the keyword EXPAND and, if it is found, the module names that
are found in each EXPAND line are also placed in the expand table.
Until now the system was in hierarchical form but, for simulation purposes,
the system needs to be represented in a single level. To do that, the compiler looks for
the expand table to verify if any expansions are requested. If the system has modules
to be expanded, and if they are system primitives, the program will look for the
auxiliary file STRUC, to build the single level description. If the required expansions







TYPES: INTERNALS: XI, X2, X3
;
{
XI s AND(A, B)
;
X3 - 0R(X1 , B)
X2 - INVERT (XI )
;
Q = 0R(X2, X3)
}
DEFINE: ;
INITIALIZE: X1=0, X2=0, X3=0;
PRINTOUT: A, 3, Q;
END;
Figure 1.7 A demo circuit
temporary library defmed at the begimiing of the expansion process. Figure 1.10
shows the single level description for the circuit after all the expansions be performed.
After the single level description is ready, the program will start the
construction of the SIMDATA file, that will be used in the next step by the timing
wheel simulator.
3. Simulator
To allow an efficient simulation by only using those parts of the circuit that
change state, the multilevel simulator uses the concept of the "activity stack." ( [Ref 5]
and [Ref 6] ). Activity stacks are really the pointer loops that are built during the
compilation of the system. When the state of a system element is modified, the pointer
loop that is originated from this element receives a flag, that marks the element as
20
Figure 1.8 The descriptor connections for the demo circuit
21
33 00100 321 1021 33 10110 218 1121
33 2 1 2 147 1 2 2 1
33 20 11 2 15 3 15 1 15 8 20 1 15 11 1 20 9 1 20 12
2 13 3 13 1 13 8 20 1 13 11 1 1 20 9 1 1 20 12 1
1 20 15 23 1 23 16 202939198 23 19 11 01 23 901 23 122232128 23 12 11 11 23 911 23 12 1
33 422131118411 11 0149014 122232128412 11 1149114 12 1
33 562030108510 11 0159015 122434148514 11 1159115 12 1
33 22 13 2 20 3 20 1 20 8 22 1 20 11 1 22 9 1 22 12
2 21 3 21 1 21 8 22 1 21 11 1 1 22 9 1 1 22 12 1
1 22 15 24 1 24 16 22
2 17 3 17 1 17 8 24 1 17 11 1 24 9 1 24 12
33 852737178817 11 0189018 12
33 10 3 2 3 1 8 10 1 11 1 10 9 1 10 12
2 11 3 11 1 11 8 10 1 11 11 1 1 10 9 1 1 10 12 1
33 11 3 2 10 3 10 1 10 8 11 1 10 11 1 11 9 1 11 122939198 11 19 11 11 11 911 11 12 1
1 15 15 16 1 16 16 15 1 16 15 17 1 17 16 15
1 17 15 18 1 18 16 15 1 18 15 19 1 19 16 15
33 15 10 2 6 3 6 1 6 8 15 1 6 11 1 15 9 1 15 122838188 15 18 11 11 15 911 15 12 12434148 16 14 11 01 16 901 16 12
2 11 3 11 1 11 8 16 1 11 11 1 1 16 9 1 1 16 12 1
2 14 3 14 1 14 8 17 1 14 11 1 17 9 1 17 122939198 17 19 11 11 17 911 17 12 1
33 312030108310 11 0139013 12
2 22 3 22 1 22 8 3 1 22 11 1 1 3 9 1 1 3 12 1
33 13 4 2 8 3 8 1 8 8 13 1 8 11 1 13 9 1 13 12
2 11 3 11 1 11 8 13 1 11 11 1 1 13 9 1 1 13 12 1
33 732232128712 11 0179017 122636168716 11 1179117 12 1
33 14 14 2 13 3 13 1 13 8 14 1 13 11 1 14 9 1 14 12
2 10 3 10 1 10 8 14 1 10 11 1 1 14 9 1 1 14 12 1
1 14 15 25 1 25 16 142535158 25 15 11 01 25 901 25 122232128 25 12 11 11 25 911 25 12 1
33 682131118611 11 0169016 122434148614 11 116 9- 116 12 1
1 6 15 26 1 26 16 62535158 26 15 11 01 26 901 26 12
33 972737178917 11 0199019 122535158915 11 1199119 12 1
1 9 15 27 1 27 16 92434148 27 14 11 01 27 901 27 12
33 21 12 2 4 3 4 1 4 8 21 1 4 11 1 21 9 1 21 122030108 2110 11 11 21 911 21 12 1
1 21 15 28 1 28 16 21
2 16 3 16 1 16 8 28 1 16 11 1 28 9 1 28 12
2 11 3 11 1 11 8 28 1 11 11 1 1 28 9 1 1 28 12 1
4 20 5215315415516 20 5215315415514452153154155145521531541551
4 22 5215315415516 22 521531485 2 15314 10 521531541551'
4 11 5215315415514 15 522532
14 16 2 17 2 15 1 16 1 2 17 1 2 18 1 2 19 1 2
15 1 2 16 2 2 17 2 2 15 2 3 16 3 2 17 3 2
6 15 522532542552 14 4 16 42 17 42 18 42 19 42
15 4 5 16 5 2 17 5 2 18 5 2 19 5 2 15 5 6 16 6
2 17 6 2 18 6 2 19 6 2 15 6 7 16 7 2 17 7
Figure 1.9a The SIMDATA file
22
4 2 5 5 2
15 8 9 16 9 2
2 18 72 19 727 5225325
14 8 16 8 2 17 8 2 18 8 2 19 8 2
, , ,^ ,,
15 9 10 16 10 2 17 10 2 15 10 11 16 11 2 17 11435215315415514 13 521531575215315415514 14 5215315
14 52153154155146521531565215314952153154155195215314 21 521531541551
21 5215315415514352243535534 13 533455434553266
10 5234 11 523475234 10 5324












10 5 4 4 4 11 5
20 21 23 24 25 26
20 22 23 24 25 26
28 1 1 28 2 r
4 4
3 27 1 20 22 23 24 25 26 13 27 1
6 27 28 c
29 00 28 10C28 11L28 12K
29 1 1 28 2 E 28 2 1 N 29 2 2 28 3 A 28 3 1 5 29 3 8
28 4 A 29 4 3 30 31 5 32 50





























































Figure 1.10 A single level description
"potentially active" { [Ref. 5] and [Ref. 6] ) and those stacks are scheduled to be
evaluated.
Now suppose that the activity stacks that receive the flag were evaluated and
both change their states (as a function of the initial state's change). In this case all the
stacks that are connected to to these two stacks receive a "potentially active" flag, and
23
will be evaluated in the next step. If all of the flagged stacks are not modified when
the initial state changes, the system will forgot them, because they will not influence
the posterior function of the circuit. In the same way, the stacks that are connected to
the stacks that changed their states will receive a flag to allow a posterior evaluation.
This evaluation is cyclic ( [Ref 5] and [Ref 6] ), so the procedure is repeated until all
the circuit's inputs have been exhausted.
The advantage of this algorithm is the speed, since only those stacks that are
flagged as "potentially active" are analyzed.
C. WHY THE EDITOR
Because of the way that the simulator was implemented, the entire program must
be recompiled when any modification is made to a circuit. This is not unusual in
contemporary CAD tools. However, it might be possible to make small changes to the
circuit without total recompilation.
In this thesis an EDITOR program is designed, to allow the user to make small
modifications in a circuit without recompilation. With the EDITOR, the user will be
allowed to make the following modifications in the circuit:
1. REPLACE - to replace a gate or an input to a gate by another.
2. INSERT - to insert a gate in the circuit.
3. DELETE - to delete a gate from the circuit.
4. ALTDEL - to modify a delay of one of the gates of the circuit.
5. ADDPRI - to allow the insertion of the printout of a variable in the output.
6. DELPRI - to delete the printout of a variable in the output of the circuit.
7. ALTINI - to allow the modification of an initialization value of one of the
variables.
8. INSOUT - to insert an output in the circuit.
9. DELOUT - to delete an output from the circuit.
10. ALTGATE - to allow the alteration of the delays of all the gates gates of the
type desired.
11. INSINP - to insert an input in the circuit.
12. INSINPG - to insert an input and a gate in the circuit.
13. DELINP - to delete an input from the circuit.
14. DELINPG - to delete an input and a gate from the circuit.
The first step in the design of the EDITOR was to understand the data structures
that are generated by the original simulator. These structures will be described in the
next chapter.
24
Once the editor is implemented the thesis investigates the conditions under which
the dynamic editing is superior to recompilation.
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II. ORIGINAL DATA STRUCTURES
A. AN OVERVIEW
The original multilevel simulator program creates four data structures to allow
the simulation of any circuit. Those structures are two tables, one file and records. The
tables, called SYMT and DESCT, are built by the compiler and contain all the
information about each gate of the circuit. The file, called SIMDATA file, contains all
the interconnections between the gates of the circuit to allow the timing-wheel to build
the descriptor's connections for the simulation.
The Figure 2.1 presents a circuit that has almost all variations that are possible
with the VOHL syntax, such as delays, initialization values, technology, and fanload
that are different from the standard gates. All the tables and files that are presented as
examples in this chapter are based in this circuit.
B. THE SYMT TABLE
In the original compiler program the SYMT table, that can be seen in Table 1, is
a table that contains four kinds of information:
1. name of the variable
2. the descriptor number that corresponds to this variable
3. the type of gate that generates the variable, that will be the number in the
PRLVIITIV.DAT that corresponds to this gate (0 if the variable is an input to
the circuit)
4. fanload of the variable, that is the number of gates that are connected to the
output of the gate that generates the variable
This table is initiated by the compiler when the declaration part of the VOHL
description of the circuit is read. The variable names are placed in the first column of
the table in the order that the INPUT, OUTPUT and INTERNAL parts of the
description are read, giving a descriptor number for each variable when this variable is
inserted into the table. The other two columns, primitive and fanload, are written when
the compiler reads the description of the circuit. As we can see, the order in which the
variables appear in this table is the order in which they appear in the declaration part
of the VOHL description and not in the order that they are described in the circuit.
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MODULE : EXCKT;
INPUTS : A, Al, B;
OUTPUTS : ASS;
TYPES : NANDTHRE : NAMDTl ;
EXOR : EXORl ;
NOR : NORl ;
NAND : NANDl ;
INTERNALS : A2 , A3, A4, A5, A6, A7 , AS, A9, AlO, All, A12,
A13, A14, A15, A16, A17, AIS, A19, AlOO;
A5 = INVERT (A4);
AlOO = OR (Al, B);
ASS = AND (A, Aig);
USING (NOEXP, EXORl) : A2 = EXOR (A, AlOO);
USING (NOEXP, NORl) : AlO = NOR (AS, AS)
;
USING ( NOEXP, NAI^IDl) : A4 = NAND (B, A3);
A19 = ORTHREE (A17, A18, A14);
A7, AS. A9 = SRBLOCX (A, A6 , A4)
;
USING ( NOEXP, NANDTl) : A3 = NANDTHR (AlOO, Al , A2)
;
A6 = ANDTHRE (A4, A2 , AlOO);
A17 = ANDFOUR (A12, AlO, A6 , B);
All = ORFOUR (AlO, A7 , A2 , B);
A13 = NAI^IDFOU (AlOO, A, A13 , AS);
A12, A13, A14, A15, A16 = RETDBLO (A3, AS, AlOO, AS, All, A6)
DEFINE : AND: RISEDEL(0 ,0)=2, FALLDEL(0,0)=4,
RISEDEL(1,0)=2, FALLDEL(l ,0)=3;
NORl: FALLDEL(0,0)=3 ;
EXORl : RISEDEL(1,0)=3, FALLDEL(0 , 0)=2
NANDTl : RISEDELL(2 , 0)=2 , FALLDEL(1 ,0)=3;
ANDFOUR : FANOUT = 10 ;
ORTHREE : OVERLOAD = 2;
NAI^IDl: RISEDELAY(0,0)=3, FALLDELAY(0 ,0)=2,
RISEDELAY(1,0)=4;
INITIALIZE : ASS = 1, A3= 0, AlO = 1 ;
PRINTOUT : A, Al , B, ASS, AS;
END
;
Figure 2.1 The demonstration circuit
C THE DESCT TABLE
The DESCT table is a table that contains two types of information. The first
type is the name of the gate, and the second type is the position that is occupied by
this gate in .the SYMT table. If we think in terms of the circuit presented in the Figure
2.1, the DESCT table for this example is the table presented in the Table 2»
This table is built when the compiler reads the description of the circuit. When











A2 4 6 3
A3 5 8 2
A4 6 3 3
AS 7 5 2
A6 8 7 3
A7 9 9 1
A8 10 9 3
A9 11 9
AlO 12 4 2
All 13 14 1
A12 14 10 1
A13 15 10 1
A14 16 10 1
A15 17 10
A16 18 10
A17 19 11 1
A18 20 12 1
A19 21 13 1

























the SYMT table and puts the corresponding number in the second cohimn of the table.
When, in the next step, it reads the gate whose output will generate that variable, it
puts the name of the gate in the first column of the table. As we can see, this table will
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have its elements in the order that they appear in the description of the circuit and not
in the order that they are declared.
D. THE DESCRIPTOR RECORD
The descriptor record is the data structure built by the timing-wheel simulator,
following the instructions given by the SIMDATA file.
















Lei ay Mat. Pointer
Figure 2.2 The descriptor record
The first field, the 'POINTER TO FUNCTION", points to the primitive that is
represented by this descriptor. This field is written when the simulator reads a
descriptor in the SIMDATA file and recognizes the primitive. The next two fields are
the fields "INPUT 1 VALUE" and"INPUT 2 VALUE", that wiU contain the values of
the inputs for this descriptor. The record has also two fields called "INPUT 1
POINTER" and "INPUT 2 POINTER". These two fields are also written when the
SliMDATA file is read, and they will connect the inputs to the descriptor to the
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descriptor itself. The two fields that will receive the values of the inputs for the
descriptor will be wiitten during the simulation, every time that their values are
computed.
The descriptor also has four fields for delays, two for rise delays and two for fall
delays, with the values of the delays from each input to the output. These fields are
written during the reading of the SIMDATA file or, by the default delay of the
primitive (if no modification of delays is presented) or, by the modified delays to the
gate that were defined in the VOHL circuit definition.
The next two fields that will be described are the fields that correspond to the
output. Two fields will describe the output of the circuit. The first one is "PRESENT
OUTPUT" and in this field we will have the value of the output as a function of the
inputs, function and delays. The other is the "HEADER POINTER" field, and this
field is a pointer to the descriptor that uses this output as one of its input.
The "MODE" field of the descriptor will be filled during the reading of the
SIMDATA file, and its value will depend of the technology that is being used, the fan
load for this descriptor, the fanout of the gate, etc.
As we can see, each descriptor has place for two inputs (input 1 pointer and
input 2 pointer) and one output (header pointer). If we want to describe a gate with
more than two inputs and/or one output one descriptor is not sufficient. In this case
we will need more of these descriptors, one for each additional 2 inputs and/or 1
output. These new descriptors, called "extension descriptors", have the same fields that
the original descriptor and are connected to it by the "EXTENSION POINTER" field,
which is a pointer that points to the next descriptor in the chain, in a multidescriptor
case. The "PARENT" field, which contains the descriptor number of the starting
descriptor of this representation, is also used in this case.
Another important case for this descriptor is the gate that has more than one
output, i.e., the multi-output gates. As we can see, each descriptor record has room
for 4 delays, two from each input to the output, one for the value of the rise delay and
one for the value of the fall delay. If the gate that is being described has more than one
output we will need four more spaces for the insertion of the delay values from the
inputs that are being presented in this record to each one of the new outputs. In this
case the system creates one "DELAY MATRIX" extension, with the structure shown
in the Figure 2.3, for each new output of the circuit. To connect the original structure
to these new extensions, the "DELAY MATRIX POINTER" field is used. This field
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Figure 2.3 The delay matrix extension
The Figure 2.4 presents the modified descriptor structure for a multidescriptor
case for a gate with N outputs and 2N inputs.
A complete presentation of the descriptor records and their interconnections can
be seen in Mahmood( [Ref 7] ).
E. THE SIMDATA FILE
The compiler program creates a SIMDATA file for each circuit that we want to
implement. The size and the code that appears in this file will depend of the size and
the specifications of the circuit that we want to simulate. Figure 2.5a and Figure 2.5b
represent the SIMDATA file for the circuit that was presented in the Figure 2.1^
The SIMDATA file is composed of 5 parts that contain all the information
necessary for the simulation. To create this file the compiler program generates various
sets of numbers, each set having a specified meaning. The parts that compose the
SIMDATA file are:
1. a part that contains all the information about the description of the circuit, in
. terms of what are the descriptors that appear in the circuit and how they are
connected. This part is called the DESCRIPTOR PART of the file.
2. a part that contains all the default delays for each gate that is part of the
circuit. This part is called DEFAULT DELAY PART.
3. a part that contains all the gates that have their delays modified by instructions
of the VOHL program. This part is called MODIFIED DELAY PART.
4. a part that contains all of the initial values of variables as determined in the
VOHL program. This part is caUed INITIALIZATION PART.
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Figure 2.4 A modified descriptor structure
5. a part that contains ail the variables that will be printed as output of the
simulation. This part is called PRINTOUT PART.
As said before, all the parts are represented by sets of numbers. Some of these
numbers really contain information about the gates or inputs that are being described
and the other numbers in the set are used to inform the simulator about the next
number that will appear in the file. These numbers were called "separators".
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33 00100 65 1021 33 10110 114 1121
33 20120 66 1221
33 752636168716 11 0179017 12
33 22 2 2 1 3 1 1 1 8 22 1 1 11 1 22 9 1 22 122232128 22 12 11 11 22 911 22 12 1
33 312030108310 H 0139013 12
2 21 3 21 1 21 8 3 1 21 11 1 1 3 9 1 1 3 12 1
33 462030108410 11 0149014 12
2 22 3 22 1 22 8 4 1 22 11 1 1 4 9 1 1 4 12 1
33 12 4 2 7 3 7 1 7 8 12 1 7 11 1 12 9 1 12 12
2 10 3 10 1 10 8 12 1 10 11 1 1 12 9 1 1 12 12 1
33 632232128612 11 0169016 122535158615 11 1169116 12 1
33 21 13 2 19 3 19 1 19 8 21 1 19 11 1 21 9 1 21 12
2 20 3 20 1 20 8 21 1 20 11 1 1 21 9 1 1 21 12 1
1 21 15 23 1 23 16 21
2 16 3 16 1 16 8 23 1 16 11 1 23 9 1 23 12
1 9 15 10 1 10 16 9 1 10 15 11 1 11 16 9
33 992030108910 11 0199019 122838188918 11 1199119 12 12636168 10 16 11 01 10 901 10 12
33 5 8 2 22 3 22 1 22 8 5 1 22 11 1 5 9 1 5 122131118511 11 1159115 12 1
1 5 15 24 1 24 16 52434148 24 14 11 01 24 901 24 12
33 872636168816 11 0189018 122434148814 11 1189118 12 1
1 8 15 25 1 25 16 8
2 22 3 22 1 22 8 25 1 22 11 1 25 9 1 25 12
33 19 11 2 14 3 14 1 14 8 19 1 14 11 1 19 9 1 19 12
2 12 3 12 1 12 8 19 1 12 11 1 1 19 9 1 1 19 12 1
1 19 15 26 1 26 16 19
2 8 3 8 1 8 8 26 1 8 11 1 26 9 1 26 122232128 26 12 11 11 26 911 26 12 1
33 13 14 2 12 3 12 1 12 8 13 1 12 11 1 13 9 1 13 122939198 13 19 11 11 13 911 13 12 1
1 13 15 27 1 27 16 132434148 27 14 11 01 27 901 27 122232128 27 12 11 11 27 911 27 12 1
33 20 12 2 22 3 22 1 22 8 20 1 22 11 1 20 9 1 20 122030108 20 10 11 11 20 911 20 12 1
1 20 15 28 1 28 16 20
2 15 3 15 1 15 8 28 1 15 11 1 28 9 1 28 12
2 10 3 10 1 10 8 28 1 10 11 1 1 28 9 1 1 28 12 1
1 14 15 15 1 15 16 14 1 15 15 16 1 16 16 14
1 16 15 17 1 17 16 14 1 17 15 18 1 18 16 14
33 14 10 2 5 3 5 1 5 8 14 1 5 11 1 14 9 1 14 122737178 14 17 11 11 14 911 14 12 1
2 22 3 22 1 22 8 15 1 22 11 1 15 9 1 15 12
2 10 3 10 1 10 8 15 1 10 11 1 1 15 9 1 1 15 12 1
2 13 3 13 1 13 8 16 1 13 11 1 16 9 1 16 122838188 16 18 11 11 16 911 16 12 1475215314 22 5215315415514352153154155144521531541551
4 12 52153154155146521531541551
4 21 5215315415516 21 52153149522532 14 16 02 17 02 18 02 19 02
15 01 16 12 17 12 18 12 19 1269522532
14 2 16 2 2 17 2 2 15 2 3 16 3 2 17 3 245521531541551655215314852153154155168521531
4 19 5215315415516 19 521531541551
Figure 2.5a The SIMDATA file for the demonstration circuit
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4 13 5215315415516 13 521531541551
4 20 5215315415516 20 521531541551
4 14 522532 14 4 16 42 17 42
15 4 5 16 5 2 17 5 2 18 5 2 19 5 2 15 5 6 16 6 2 17 6 2
15 67 16 72 17 726 14 522532542552
14 8 16 8 2 17 8 2 18 8 2 19 8 2 15 3 9 16 9
2 17 9 2 18 9 2 19 9 2 15 9 10 16 10 2 17 10 2 18 10
2 19 10 2 15 10 11 16 11 2 17 11 2 18 11 2 19 11 2
7 522532542552 14 12 16 12
2 17 12 2 18 12 2 19 12 2
15 12 13 16 13 2 17 13 2 15 13 14 16 14 2 17 14 2
15 14 15 16 15 2 17 15 2 18 15
2 19 15 2435224353443542435534 12 533445434 4 5326552245553465234653246544
20 21 23 24 25 26 3 27 1 20 22 23 24 25 26 5 27
20 22 23 24 25 26 12 27 1
28 00A29 00 28 10A28 11129 11
28 20B29 22 28 30A28 318 28 325 29 33 28 40A
28 4 1 5 29 4 7 30 31 5 32 50
Figure 2.5b The SIMDATA file for the demonstration circuit(continued)
This file is built when the compiler is reading the VOHL description of the
circuit. The DESCRIPTOR PART is formed when the compiler reads the structure of
the circuit, with the inputs to the system in the front of the file and the other
descriptors being written when the description of the circuit is read. After that the
DEFAULT DELAY PART is built, using the information that was stored in the
DESCT table. When the system finishes the construction of this part it reads the
DEFINE part of the VOHL description and builds the MODIFIED DELAY PART of
the SIMDATA file. The INITIALIZATION and the PRINTOUT parts of the file are
built when the compiler reads the INITIAL and PRINT parts of the VOHL
description. As we can see, the SIMDATA file is built in the same order that the
circuit is read by the compiler. • •
For a better understanding of the SIMDATA file, the various parts from which it
is formed will be discussed in the next sub- sections.
1. The DESCRIPTOR part
This part of SIMDATA has the function of presenting all the inputs and gates
that make up the circuit that we want to simulate. Like all the other parts this part is
composed of sets of numbers, each one with its own meaning. The size of each set
depends of the type of gate or input that is being described. We have 3 different
possibilities, that will be showed below.
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a. INPUT descriptor
The descriptor that describes an input has the following format:
33xylxOzlx21
As we can see it is composed of 11 numbers, with the following
significance:
1. 33 - beginning of a descriptor
2. X - descriptor number, that corresponds to the number that appears in the
second column of the SYMT table in the row that has the input that is being
described.
3. y - primitive (same of the PRIMITIV.DAT file), that in the input case is 0.
4. z - number that represents the variable name. This number is found by the
transformation of the variable name to its value in ASCII code, modified by a
decimal constant of 1 1 if the value is the same of another variable (for example,
if we have two variables called A2 and Bl, the ASCII representation of both
will be 115. If A2 appears first in the list of variables it will have the value 115,
while Bl will have the value 126).
5. 1, 0, 1, 2, 1 - separators
In the SIMDATA file, each input will have such a descriptor. In the
example shown in Figure 1 we have 3 of these descriptors.
b. Single output gate descriptor
This is the kind of descriptor that describes almost all the primitives that
the system has supported until now. For each case we have the following gates:
1. with one input
primitive 5- INVERT
2. with two inputs
3. with three inputs
4. with four inputs
primitive 1 - AND
primitive 2 - OR
primitive 3 - NAND
primitive 4 - NOR
primitive 6 - EXOR
primitive 7 - ANDTHRE
primitive 8 - NANDTHR
primitive 13 - ORTHREE
primitive 11 - ANDFOUR
primitive 12 - NANDFOU
primitive 14 - ORFOUR
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As shown, each descriptor has a place for 2 inputs and 1 output. As we are
describing gates that have only one output, in the first two cases shown above only
one descriptor record is needed to entirely describe the gate. In the cases with more
than 2 inputs we will need another descriptor to put the inputs that do not fit in the
record. This new descriptor record is called an "extension descriptor" and it will be
connected to the original descriptor and will have the same functions as the original
descriptor. The descriptor will be created in the SIMDATA file each time we finish the
description of the even inputs for a gate. It will appear as a set of 8 numbers in the
following way:
1 X 15 y 1 y 16 X
where:
1. X - descriptor number of the original descriptor
2. y - descriptor number of the extension descriptor







1. 33 - beginning of a new descriptor record
2. X - descriptor number for the output (original descriptor)
3. y - primitive number(corresponds to the primitive number in the
PRIMITIV.DAT file)
4. A - descriptor number of the input 1
5. B - descriptor number for the input number 2(if have)
6. C - descriptor number for the input number 3(if have)
7. D - descriptor number for the input number 4(if have)
8. w - input number (0 for inputs 1,3,... and 1 for inputs 2, 4, . .
.)
9. k - descriptor number for the extension descriptor(if have)
It is important to note that in the SIMDATA file will appear only in the
part of the descriptor that corresponds to the number of inputs of the gate.
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c. Multiple output gate descriptor
In this case, if we look at the Table 1, we can see that this type of gate has
n descriptors in the table, where n is the number of outputs of the gate. In the single
output case we saw that we needed to add an extension descriptor when the number of
inputs was greater than 2. In the multiple output case we will need extension
descriptors only when the number of inputs exceed twice the numbers of outputs,
because we already have descriptors with the additional input positions available when
the others descriptors have no more spaces. In this case, we can say that the "primary
descriptor" is the one that appears first in the Table 1, with the others being "secondary
descriptors". The interconnection of the "secondary descriptors" with the "primary
descriptors" is done with the same group of numbers that does the interconnections of
the extension descriptors with the original descriptor in the single output case, with the
difference that in this case these interconnections appear before the "primary
descriptor"
,
while in the single output case they appear after the original descriptor.
If we call a, b, c, . . . ,n the descriptors that correspond to the outputs of
the gate and A, B, C, . . . ,P the descriptors that correspond to the inputs of the gate,
the descriptor for this type of gate in the SLMDATA file will be:





1. a, b, c, . .
., n - descriptor number for the outputs
2. A, B, C, . . .,P - descriptor number for the inputs
3. y - primitive number
4. w - input number (0 for the odd inputs, 1 for the even inputs)
2. The DEFAULT DELAY part
This part of SIMDATA has the function of presenting all the default delays of
the gates that were used in the description of the circuit. This part is also composed of
a set of numbers, each number having one value of delay from a specific input of the
element to a specific output of the same element. Also in this part depending of the
number of outputs of the gate that is being described, we have two different
possibilities.
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a. single output gates
In the general case, the default delay part of single output gates is written
in the following way:
4A52B53C54D55E
6A52F53G where
1. A - descriptor number (same of the SYMT table)
2. B - rise delay from input to output
3. C - fall delay from input to output
4. D - rise delay from input 1 to output
5. E - fall delay from input 1 to output
6. F - rise delay from input 2 to output
7. G - fall delay from input 2 to output
As in the descriptor part, the only numbers that appear in this case are
those that correspond to the number of inputs to the gate. The part that starts with the
number 6 will appear only if the gate has more than two inputs.
b, multiple output gates
In this case, the set of numbers that describe the multi output case are
more complicated than the single output case. This is due to the fact that the multi-
output case does not follow a rigid formation rule, but rather depends on the number
of inputs and outputs that the gate has. Basically, those descriptors are composed of
the following set of numbers:
4A52B5 3C54D55E
14F 16FG 17FH 18 FI 19 FJ
15 K L 16 L M 17 L N 18 L O 19 L P
15 L Q 16 Q R 17 Q S 18 Q T 19 Q U
6A52a53b54c55d
752j53k54155m
We can divide this set of numbers into various subsets with specific
functions. The first set of numbers starts in the line that begins with the number 4 and
goes until the end of the line preceding the line that starts with the number 6. In this
set of numbers, the delays from inputs and 1 to all of the outputs of the gate are
described to continue the interpretation.
1. A - descriptor number
2. B - rise delay from input to the output
3. C - fall delay from input to output
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4. D - rise delay from input 1 to the output
5. E - fall delay from input 1 to the output
The line that starts with the number 14 describes the delays from those
inputs to the second output of the circuit. The significance of the numbers in that line
are:
1. F - position occupied in the matrix delay by the corresponding output. The
matrix delay is the descriptor created to describe the extra delays needed to
totally describe the circuit. It starts with an index and increases by 1 each
time that a matrix is inserted to describe extra delays.
2. G - rise delay from input to the output 1
3. H - fall delay from input to output 1
4. I - rise delay from input 1 to the output 1
5. J - fall delay from input 1 to the output 1
The line that starts with the number 15 describes the values of the delays
from those inputs to the next output of the gate. The number of lines that begin with
15 is the number of outputs of the gate minus two, that were already described in the
previous lines. The meaning of the values in those lines are:
1. K - position occupied by the previous line in the matrix delay
2. L - position occupied by this line in the matrix delay
3. iM - rise delay from input to the output n
4. N - fall delay from input to output n
5. O - rise delay from input 1 to the output n
6. P - fall delay from input 1 to the output n
The next subset starts in the line that begins with the number 6 and fmishes
at the end of the line preceding the line that starts with the number 7. This subset of
numbers describes the delays from inputs 2 and 3 to all the outputs of the circuit. The
meaning of the numbers are the same as the first subset, except that in this subset the
inputs will be 2 and 3 instead and 1.
The next subset begins in the line that starts with the number 7 and' fmishes
at the end of the line preceding the line that starts with the next 7. Each subset
describes the delays from two more inputs to all the outputs of the gate, and we will
have as many subsets as needed to describe all the other inputs of the circuit. The
meaning of the numbers in those subsets are the same as the previous subsets, with the
difference that in these subsets the descriptor number does not appear.
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One important point in this case is that the values of the delays will appear
in the description only if there exists a possible connection between the input and the
output, i.e., if, for example there is no connection between the input 1 and the output
0, the numbers 5 4 D 5 5 E will not appear in the first line of the description.
3. the MODIFIED DELAY part
This part of the SIMDATA file is built only when the user defines gates with
delays different of the default delays already defined. The syntax of this part will
depend on the gate and the output and input that will have non standard delay values.
For example, for the gate with output A2 in Figure 2.1, the syntax will be the
following:
4454344532
This will happen because A2 is the descriptor number 4 in the SYMT table
and because the modified delays are the rise delay from the input 1 to output and the
fall delay from the input to the output 0.
For the case of A3 in the same figure this part of the file will be:
6552245543
The 6 appears in front of the descriptor number, which in this case is 5,
because the delay that is being modified is the rise delay from the input 2 to the input
0. The other alteration is the fall delay from the input 1 to the input 0. This part of the
SIMDATA is built in the order that the gates appear in the control part of the
description of the circuit.
4. the INITIALIZATION part
This part of the file is built when the compiler reads the variable names that
appear in the INITIAL part of the description. The code in this part appears in the
following way:
20 21 23 24 25 26 a 27 b
20 22 23 24 25 26 c 27 d
20 22 23 24 25 26 e 27 f
where:
1. a, c, e, . . . - descriptor number
2. b, d, f, . . . - initial values of the descriptors a, c, e, . . . respectively
The second line of the code will be repeated until all the values that are to be
initialized had being coded.
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5. the PRINTOUT part
This part of the SIMDATA file is built when the compiler reads the
PRINTOUT part of the VOHL description. This part of the file is composed of the
code shown below, repeated as many times as the number of variables that we want to
print.
28 a A 28 a 1 B 28 a 2 C ... 29 a X
28 (a+ 1) I 28 (a+ 1) 1 J . . . 29 (a+ 1) y . . . .
where:
1. a, (a + 1), ... - order that the variable will appear in the printout (is the same
order that is read by the compiler in the description)
2. A, B, C, . . . - characters that form the name of the variable in the position
(order) a.
3. I, J, ... - characters that form the name of the variable that appear in position
(order) (a +1)
4. X, y, ... - descriptor number of each variable.
After the compiler has fmished writing the code for all the variables that will
be printed out, the following code is written in the file:
30 31 a 32 50
where a is the number of variables that will be printed.
For example, in the circuit shown in Figure 2.1 the code for this part will be:
28 A 29
28 1 A 28 1 1 1 29 1 1
28 2 B 29 2 2
28 3 A 28 3 1 8 28 3 2 5 29 3 3




30 31 5 32 50
This part also is responsible for finishing the SIMDATA file.
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III. APPROACHES AND MODIFICATIOiNS FOR THE EDITOR
A. POSSIBLE APPROACHES
The multilevel simulator uses basically two data structures to allow the
simulation of any circuit. The first one is the SIMDATA file, that is created by the
compiler program, and the other is a set of records, called descriptor records, that is
written by the timing wheel simulator. As discussed in the Chapter 2, the SLMDATA
file is created while the system is compiling the circuit that we want to simulate and the
descriptor records and their interconnections are done when the system is doing the
simulation of the circuit.
MODULE : COMPILATION DEMO ;
INPUTS : A, B ;
OUTPUTS : Q ;
TYPES : INTERNALS : XI, X2, X3
XI = AND (A, B);
X3 = OR (XI, B);
X2 = INVERT (XI);
Q = OR (X2, X3);
DEFINE :;
INITIALIZE : X1=0, X2=0, X3=0
;
PRINTOUT: A, B, Q;
END;
Figure 3.1 The example circuit
For example, suppose that we want to simulate the circuit that was presented in
the Figure 1.7 and is repeated in the Figure 3.1 . During the compilation of this circuit
the compiler creates the file that is presented in Figure 3.2 . With the data presented in
this file, the simulator program creates the necessary descriptors and makes their
interconnections, presented in Figure 3.3 .
The goal of the EDITOR program is to allow the possibility of modification and
simulation of a circuit, without the necessity of a new compilation of the entire circuit.
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33 00100 65 1021 33 10110 66 1121
33 312030108310 11 0139013 122131118311 11 1139113 12 1
33 522333138513 11 0159015 122131118511 11 1159115 12 1
33 452333138413 11 0149014 12
33 222434148214 11 0129012 122535158215 11 1129112 12 143521531541551455215315415514452153142521531541551
20 21 23 24 25 26 3 27 20 22 23 24 25 26 4 27
20 22 23 24 25 26 5 27 28 A 29
28 1 B 29 1 1 28 2 Q 29 2 2 30 31 3 32 50
Figure 3.2 The SIMDATA file for the example circuit
Suppose, for example, that we want to change the gate E of the Figure 1.7 (output X3
in the Figure 3.1) by an AND gate. The new circuit is presented in the Figure 3.4 . The
SIMDATA file for this circuit is presented in Figure 3.5 and the descriptor records for
the modified circuit is presented in Figure 3.6 . As we can see both structures are
different from the original structures for the example circuit.
Suppose that instead of replacing one of the gates of the circuit we want to insert
an AND gate between the gates E and F of the original circuit (X3 and X4 in the
Figure 3.1). The new circuit is presented in Figure 3.7, with the SIMDATA file and the
descriptor records for this circuit presented in Figures 3.8 and 3.9, respectively. As we
can see, the structures are different from the structures presented in the previous
examples.
Any modification that we want to introduce in the circuit will change both
structures used for the simulation, the SIMDATA file and the descriptor records. Since
the EDITOR program will skip the compilation part of the program it will need to
change one of those structures. In this way, we have two possible approaches for the
editor program, the first being the modification of the SIMDATA file and the second
being the modification of the descriptor records and their interconnections.
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Figure 3.3 The descriptor records for the example circuit
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MODULE : COMPILATION_DEMO ;
INPUTS : A, B ;
OUTPUTS : Q ;




Q = OR (X2, X3);
DEFINE :;
INITIALIZE : X1=0, X2=0, X3=0 ;





Figure 3.4 The example circuit(modif. 1)
33 00100 65 1021 33 10110 66 1121
33 312030108310 11 0139013 122131118311 11 1139113 12 1
33 512333138513 11 0159015 122131118511 11 1159115 12 1
33 452333138413 11 0149014 12
33 222434148214 11 0129012 122535158215 11 1129112 12 1 ,,,,^,43521531541551455215315415514452153142521531541551
20 21 23 24 25 26 3 27 20 22 23 24 25 26 4 27
20 22 23 24 25 26 5 27 28 A 29
28 1 B 29 1 1 28 2 Q 29 2 2 30 31 3 32 50
Figure 3.5 The SIMDATA file for the example circuit (modif. 1)
1. we will have several types of possible modifications of the circuit, like
replacement, insertion, or deletion of gates, inputs, and outputs, or modification
of delays, change of initialization of variables, and change of printout of the


















4J 4J 4J 4J
































>1 c > I
3 C'.3 C
a-H! a-H










M S M a
Figure 3.6 The descriptor records for the example circuit(modif. 1)
47
MODULE : COMPILATION_DEMO ;
INPUTS : A, B ;
OUTPUTS : Q ;
TYPES : INTERNALS s XI, X2, X3, X4 ;
{
XI = AND (A, B);
X3 = OR (XI, «,,
X2 = INVERT (XI),
X4 = AND (X2, X3)
Q = OR (X2, X4);
DEFINE :;
INITIALIZE : X1=0, X2=0, X3=0 , X4=0 ;
PRINTOUT: A, B, Q;
END;
Figure 3.7 The example circuit(modif. 2)
33 00100 65 1021 33 10110 66 1121
33 312030108310 11 0139013 122131118311 11 1139113 12 1
33 522333138513 11 0159015 122131118511 11 1159115 12 1
33 452333138413 11 0149014 12
33 612434148614 11 0169016 122535158615 11 1169116 12 1
33 222434148214 11 0129012 122636168216 11 1129112 12 14352153154155145521531541551445215314652153154155142521531541551
20 21 23 24 25 26 3 27 20 22 23 24 25 26 4 27
20 22 23 24 25 26 5 27 20 22 23 24 25 26 6 27
28 A 29 28 1 B
29 1 1 28 2 Q 29 2 2 30 31 3 32 50
Figure 3.8 The SIMDATA file for the example circuit (modif. 2)
descriptors, but in some cases also create new descriptors, delete existing
descriptors, insert new delay matrices, and so on. As we can see it must be a
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Figure 3.9 The descriptor records for the example circuit(modif. 2)
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2. The timing wheel simulator reads the SIMDATA file when it starts to do a
simulation. If we decide to change the descriptor records we will not have the
opportunity to save the modifications that were done because the SIMDATA is
not modified. The next time that we try to do the simulation of the circuit the
simulator will read the SIMDATA without the modifications. As a result, any
modification that was made to the circuit will be a temporary modification. If
we want to do a definitive modification we must compile the circuit again,
resulting in an editor that does not have a practical utilization.
If we decide to make the modification of the SIMDATA file, all the problems
that were discussed above are avoided, because changing the SIMDATA file can be
made a definitive change, depending of the needs of the user. Also in this case the
system does not need to know if it will need to insert or delete a record, or change
interconnections, because it is working with pieces of the file that are always treated in
the same way, with small variations depending on what is being executed.
Following the considerations presented above we see that the best approach to
the EDITOR program is the modification of the SIMDATA file and this will be the
way that the editor will be designed.
B. MODIFICATIONS
The original compiler and simulator programs were not prepared to support an
EDITOR program, because they were not designed with this option. The only data
structure that is saved is the SIMDATA file, that contains all the information about
the circuit, but this structure cannot support the editor by itself Because of that, some
modifications needed to be made in the COMPILER and TIMING WHEEL programs
to allow a posterior editing of the circuit.
The modifications that were done in those programs are the following:
1. division of the SIMDATA in 5 different files.
2. modification of the SYMT table;
3. creation of the DEL table;
4. creation of the INF table
The modified CADD program and its precompilation routine (PRECOMP) can
be seen in Appendix A and Appendix B. The modified timing wheel program can be
seen in the Appendix C.
The next sub-sections will present in detail all the modifications that were made
to the system. In each of the cases an example of the modification is presented, and all
the examples will have as origin the circuit presented in the Figure 2. 1
.
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1. The SIMDATA file
The difTerent parts of the SIMDATA file are completely independent, i.e.,
each part of the file does not depend on others. When the modifications are made in
the system only in a few cases, like the REPLACE case, will the editor need to work
with the entire file. In all the other cases the modifications will be done in specific parts
of the file, and it will not be necessary to read the entire SIMDATA.
Following this statement we can see that it is possible to save time during the
execution of the EDITOR program if those parts are already separated. The compiler
program was modified in a way to store the previous SIMDATA file in 5 different files.
This modification in the program increased the compilation time in about 5%, but it
saves much more time in the EDITOR program, as will be seen in the next chapters.
The 5 files that are being used now are:
1. DESCRIPTOR file - This file, that can be seen in Figure 3.10, is the copy of
the descriptor part of the SIMDATA file. All the variables that appear in the
description of the circuit are described in this file, with their position in the files
as a function of the position where the variable was described. Its file extension
will be DCF, i.e., if the circuit that is being simulated is the ALU, this file will
have the name ALU.DCF.
2. DEFAULT DELAY part - This file, that can be seen in Figure 3.11, is the copy
of the default delay part of the SIMDATA. As in the descriptor file, all the
variables that are part of the circuit are presented in this file, with their
positions in the file being a function of the position in which the variable
appears in the description of the circuit. The extension that is used for this file
is DDF.
3. MODIFIED DELAY file - This file, that can be seen in Figure 3.12, is the copy
of the modified delay part of the SIMDATA. The only variables that appear in
this file, as shown in Chapter 2, are those that, in the description of the circuit,
received a delay with values different from the default values. The extension for
this file is MDF.
4. INITIALIZATION file - This file, that can be seen in Figure 3.13, is the copy
of the initialization part of the SIMDATA. Also in this case the only variables
that appear in this file are those that were initialized in the INITIAL part of
the description of the circuit. The extension for this file is INT.
5. PRINTOUT file - This file, that can be seen in Figure 3.14, is the copy of the
printout part of the SIMDATA. The only variables that appear in this file were
requested for printout in the description of the circuit. The extension for this
file is PTT.
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33 00100 65 1021 33 10110 114 1121
33 20120 66 1221
33 752636168716 11 0179017 12
33 22 2 2 1 3 1 1 1 8 22 1 1 11 1 22 9 1 22 122232128 22 12 11 11 22 911 22 12 1
33 312030108310 11 0139013 12
2 21 3 21 1 21 8 3 1 21 11 1 1 3 9 1 1 3 12 1
33 462030108410 11 0149014 12
2 22 3 22 1 22 8 4 1 22 11 1 1 4 9 1 1 4 12 1
33 12 4 2 7 3 7 1 7 8 12 1 7 11 1 12 9 1 12 12
2 10 3 10 1 10 8 12 1 10 11 1 1 12 9 1 1 12 12 1
33 632232128612 11 0169016 122535158615 11 1169116 12 1
33 21 13 2 19 3 19 1 19 8 21 1 19 11 1 21 9 1 21 12
2 20 3 20 1 20 8 21 1 20 11 1 1 21 9 1 1 21 12 1
1 21 15 23 1 23 16 21
2 16 3 16 1 16 8 23 1 16 11 1 23 9 1 23 12
1 9 15 10 1 10 16 9 1 10 15 11 1 11 16 9
33 992030108910 11 0199019 122838186918 11 1199119 12 12636168 10 16 1101 10 901 10 12
33 5 8 2 22 3 22 1 22 8 5 1 22 11 1 5 9 1 5 122131118511 11 1159115 12 1
1 5 15 24 1 24 16 52434148 24 14 11 01 24 901 24 12
33 872636168816 11 0189018 122434148814 11 1189118 12 1
1 8 15 25 1 25 16 8
2 22 3 22 1 22 8 25 1 22 11 1 25 9 1 25 12
33 19 11 2 14 3 14 1 14 8 19 1 14 11 1 19 9 1 19 12
2 12 3 12 1 12 8 19 1 12 11 1 1 19 9 1 1 19 12 1
1 19 15 26 1 26 16 192838188 26 18 11 01 26 901 26 122232128 26 12 11 11 26 911 26 12 1
33 13 14 2 12 3 12 1 12 8 13 1 12 11 1 13 9 1 13 122939198 13 19 11 11 13 911 13 12 1
1 13 15 27 1 27 16 132434148 27 14 11 01 27 901 27 122232128 27 12 11 11 27 911 27 12 1
33 20 12 2 22 3 22 1 22 8 20 1 22 11 1 20 9 1 20 122030108 20 10 11 11 20 911 20 12 1
1 20 15 28 1 28 16 20
2 15 3 15 1 15 8 28 1 15 11 1 28 9 1 28 12
2 10 3 10 1 10 8 28 1 10 11 1 1 28 9 1 1 28 12 1
1 14 15 15 1 15 16 14 1 15 15 16 1 16 16 14
1 16 15 17 1 17 16 14 1 17 15 13 1 18 16 14
33 14 10 2 5 3 5 1 5 8 14 1 5 11 1 14 9 1 14 122737178 14 17 11 11 14 911 14 12 1
2 22 3 22 1 22 8 15 1 22 11 1 15 9 1 15 12
2 10 3 10 1 10 8 15 1 10 11 1 1 15 9 1 1 15 12 1
2 13 3 13 1 13 8 16 1 13 11 1 16 9 1 16 122838188 16 18 11 11 16 911 16 12 1
Figure 3.10 The DESCRIPTOR file
2. The SYMT table
As was shown in Chapter 2 (Table 1) the original SYMT table is built in the




4 21 5215315415516 21 52153149522532 14 16 02 17 02 18 02 19 02
15 01 16 12 17 12 13 12 19 1269522532
14 2 16 2 2 17 2 2 15 2 3 16 3 2 17 3 245521531541551655215314852153154155168521531
4 19 5215315415516 19 521531541551
4 13 5215315415516 13 521531541551
4 20 5215315415516 20 521531541551
4 14 522532 14 4 16 42 17 42
15 4 5 16 5 2 17 5 2 18 5 2 19 5 2 15 5 6 16 6 2 17 6 2
15 67 16 72 17 726 14 522532542552
14 8 16 8 2 17 8 2 18 8 2 19 8 2 15 8 9 16 9 2 17 9 2 18 9 2 19 9 2
15 9 10 16 10 2 17 10 2 18 10 2 19 10
2 15 10 11 16 11 2 17 11 2 18 11 2 19 11 2
7 5 2 2 5 3 2 5 4 2 5 5 2 14 12 16 12 2 17 12 2 18 12 2 19 12 2
15 12 13 16 13 2 17 13 2 15 13 14 16 14 2 17 14 2
15 14 15 16 15 2 17 15 2 18 15 2 19 15 2
Figure 3. 1 1 The DEFAULT DELAY file
435224353443542435534 12 53344543445326552245553465234653246544
Figure 3.12 The MODIFIED DELAY file
descriptor part and the default delay part of the SIMDATA file are built in the order
that the circuit is described.
If the way to edit the circuit is by the modification of the SIMDATA, we need
to know what position in the file is being described by the variable that we want to
edit. In the original compiler we do not have this possibility because, after finishing the
compilation, the system loses track of the position of the variables.
To find the correct position to be modified in the different files the system
needs to know all the information about the space in each file that is occupied by each
variable. To allow the presentation of this information the SYMT table was modified
and presents the structure that can be seen in Table 3
.
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20 21 23 24 25 26 3 27 1 20 22 23 24 25 26 5 27
20 22 23 24 25 26 12 27 1
Figure 3.13 The INITIALIZATION file
28 00A29 00 28 10A28 11129 1128 20B29 2228 30A 28 318 28 325 29 33 28 40A 28 415
29 4 7 30 31 5 32 50
n ^o h x o
Figure 3.14 The PRINTOUT file
The first four columns in the table are the same as the original table, except
by the variables presented in different order. The order of the presentation of the
variables was changed to aUow them to be presented in the same order that they
appear in the DESCRIPTOR and DEFAULT DELAY files.
The building of the table starts when the compiler reads the declarations of
the VOHL syntax of the circuit. The variables are placed in the table and receive a
descriptor number just as in the original compiler. When the compiler starts to read the
description of the circuit it begins to swap the position of the variables so that their
new positions in the table are the same as they appear in the files. For example, with
this change we know that if we want to find the position of the variable A4 it will be
the ninth descriptor in the descriptor file and the sixth descriptor in the default delay
file because inputs do not appear in the default delay file.
The column despos (descriptor positions) presents the number of spaces that
are occupied by each variable (descriptor) in the descriptor file. By this column, that is
completed when the compiler writes the code for that descriptor in the file, we can see
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TABLE 3
THE (MODIFIED) SYMT TABLE






A 4 11 1 1
Al 1 2 11 2 2
B 2 4 11 3 1
A5 7 5 2 23 8 5 2
AlOO 22 2 5 43 14
ASS 3 1 43 14 1 4 3
A2 4 6 3 43 14
AlO 12 4 2 43 14 3
A4 6 3 3 43 14
A19 21 13 1 71 22
A7 9 9 1 79 62
A8 10 9 3
A9 11 9
A3 5 8 2 71 22 2
A6 8 7 3 71 22
A17 19 11 1 91 28
All 13 14 1 91 28
A18 20 12 1 91 28
A12 14 10 1 155 182
A13 15 10 1




that, for example, the variable A3, that is an output of a three input NAND gate, has
a code in the descriptor file that needs 71 spaces to be written. Also, as will be
explained later, when the Editor try to find the descriptor in the file it needs only to
sum the values in the column corresponding to the variables that appears in the table
before the desired variable. For the case of the same variable we can see that the
descriptor file has 401 spaces (11 + 11 + 11 + 23 + 43 + 43 + 43 + 43 + 43 + 71
+ 79) occupied before starts the description of the variable.
An important point in the fulfillment of this column is the case of the
multioutput gates. If a gate has n outputs it has n variables that will appear in the
SYMT table. However, when the compiler makes the code corresponding to this gate
all the connections between the descriptors will be written at the same time and,
consequently, the system will only put a value in this column for the variable that
corresponds to the first described output for this gate. A value of will be put in all
the other variables that correspond to outputs for the same gate. This can be seen in
the Table 3 for the variables A7, A8 and A9 that are outputs of a SR gate. The only
variable that has a value in the table is A7, with the number 79 in the column. The
other two variables have the number in this column. This says that this gate needs 79
spaces to completely describe its connections in the descriptor file.
The next column, delpos (delay positions), presents how many spaces are
occupied by each descriptor in the DEFAULT DELAY file. All the observations that
were made in the previous paragraphs for the despos column with respect to the
descriptor file can be applied for this column with respect to the default delay file.
Using this column we see that the variable A3 needs 22 spaces to describe its default
delays and that it has 162 spaces (8 + 14 + 14 + 14 + 14 + 14 + 22 + 62)
occupied in the default delay file before this variable starts to be described. Also for the
multioutput gates the same concepts that were used in the previous column is used in
this one.
The other 3 columns will also be used to find the position of the variables in
the other files. The ini_num (initialization position) column shows the position where
the variable appears in the initialization file, if it was an initialized variable. If the
number in this column is zero the variable was not initialized and, consequently, does
not appear in the file. The other numbers that appear in this column show the order
that the variable appears. In the example shown, the order of the variables in the
initialization part is: A85, A3 and A 10.
56
The column pri_num (printout position) presents the position where the
variable appears in the printout file, if a printout of the variable was requested in the
VOHL description of the circuit. As the size of the printout code is function of the
number of characters in the variable name, the column pri_val {printout spaces)
presents the number of times that the code of printout appears in the printout file to
represent that variable. If the number appears in the "printout position" column, the
variable is not an output of the system, i.e., no printout of this variable was requested.
The other numbers present the position of the variable in the PTT file, with the
numbers of the next column showing, in this case, how many times the code was
repeated. In the example, the order of the printout code will be: A (with only 1
appearance of the code), Al (with 2 appearances), B (1 appearance), A85 (3
appearances) and A5 (2 appearances).
3. The DEL table
The modified delay part of the SIMDATA file is built when the compiler
reads the DEFINE part of the VOHL syntax. The delays will appear in the file in the
same order that they were defined. For this reason, the EDITOR program needs to
know in what order the delays will appear in SIMDATA to make the modifications.
The DEL table, that can be seen in Table 4, was created to allow the system
to have a record of how the delays were placed in the file.
The meaning of the columns of this table are:
1. index - an index for the table
2. desc. - the descriptor number of the variable that will have its delay modified.
3. type - presents what delay is being modified, if it is the rise delay (code 10) or
the rise delay (code 11).
4. input - input number which is having the delay modified.
5. output - output number which is having its delay modified
6. spaces - how many numbers will be printed in the file for this modification.
4. The INP table
The INP table, that can be seen in Table 5, was created to allow the system to
store the inputs to each gate of the circuit. The actual system supports gates with up
to 10 inputs, and, consequently, the table has space for 10 inputs. This table was also
created to allow updates to the fanload of each gate when a modification (replace,
insert, delete,. .
.) is done in the circuit.
The meaning of each column in this table is:




index desc. type input output spaces
3 10 5
1 3 11 5
2 3 10 1 5
3 3 11 1 5
4 12 11 5
5 4 10 1 5
6 4 11 5
7 5 10 2 5
8 5 11 1 5
9 6 10 5
10 6 11 5
11 6 10 1 5
2. nb. inp. - number of inputs of the gate
3. inp 1 - variable that goes in the input 1
4. inp 2 - variable that goes on input 2 (if input exists).
5. inp 3 - variable that goes in input 3 (if input exists).
6. inp 4 - variable that goes in input 4 (if input exists).
7. inp 5 - variable that goes in input 5 (if input exists)
8. inp 6 - variable that goes in input 6 (if input exists).
9. inp 7 - variable that goes in input 7 (if input exists).
10. inp 8 - variable that goes in input 8 (if input exists).
11. inp 9 - variable that goes in input 9 (if input exists).
12. inp 10 - variable that goes in input 10 (if input exists).
One important point to notice in this table is that for the multi-output gates



























A5 1 A4 XXX XXX XXX XXX XXX XXX XXX XXX XXX
AlOO 2 Al B XXX XXX XXX XXX XXX XXX XXX XXX
A85 2 A A19 XXX XXX XXX XXX XXX XXX XXX XXX
A2 2 A AlOO XXX XXX XXX XXX XXX XXX XXX XXX
AlO 2 A5 A8 XXX XXX XXX XXX XXX XXX XXX XXX
A4 2 B A3 XXX XXX XXX XXX XXX XXX XXX XXX
A19 3 A17 A18 A14 XXX XXX XXX XXX XXX XXX XXX
A9 3 A A6 A4 XXX XXX XXX XXX XXX XXX XXX
A3 3 AlOO Al A2 XXX XXX XXX XXX XXX XXX XXX
A6 3 A4 A2 AlOO XXX XXX XXX XXX XXX XXX XXX
A17 4 A12 AlO A6 B XXX XXX XXX XXX XXX XXX
All 4 AlO A7 A2 B XXX XXX XXX XXX XXX XXX
A18 4 AlOO A A13 AS XXX XXX XXX XXX XXX XXX
Al 6 A3 A5 AlOO A8 All A6 XXX XXX XXX XXX
5. The timing-wheel simulator
The original timing-wheel simulator was designed to receive the entire
SIMDATA file, read it, create the descriptors and make their interconnections. As the
compiler program was modified to divide the SIMDATA into 5 different files, the
simulator program also needed to be modified to rebuild the SIMDATA file before the
simulator starts- to read the file. The new tfhiing-wheel simulator program can be seen
in Appendix C.
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IV. DESIGN, IMPLEMENTATION AND EXECUTION
A. THE DESIGN
As stated in Chapter 1 of this thesis, the Editor program allows fourteen
operations to be done to any compiled circuit. These operations are:
1. Replace a gate - REPLACE;
2. Insert a gate - INSERT;
3. Delete a gate - DELETE;
4. Modify delay - ALTDEL;
5. Add a printout - ADDPRI;
6. Delete a printout - DELPRI;
7. Change an initialization value - ALTINI;
8. Insert an output - INSOUT;
9. Delete an output - DELOUT;
10. Change the delays in a type of gate - ALTGATE;
11. Insert input - INSINP;
12. Insert input and gate - INSINPG;
13. Delete an input - DELINP;
14. Delete an input and a gate - DELINPG;
The first step in the design process is to defme what modifications are needed,
how these modifications will be performed and the limitations imposed by each
modification. Also in this first part it is necessary to consider the limitations imposed
on the system by the editor.
The next subsections show the design decisions that drove the implementation of
the EDITOR program.
1. Replace gate
This command will allow the substitution of one or more gates by another
gate, with the restriction that the new gate must have the same number of outputs as
the replaced gate(s). The system was designed with this feature because we supposed
that when the user wants to replace a gate he/she does not want to modify the number
of internal variables of the circuit and, because of that, the number of the outputs of
the new and the old gates have to be the same, because the outputs of the gates are
really the internal variables of the system.
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In this part when a gate replaces another gate in the system, the replacement
process maintains the default characteristics, i.e., the gate will have unmodified delays
or initialization values, unless the user makes changes by using another editor
command. Because of this the system needs to search all the files that compose the
description of the system, eliminating all the references to the descriptor number of the
old gate in the descriptor file, default delay file, modified delay file, and initialization
file, and inserting the description of the new gate only in the descriptor file and in the
default delay value. Another important consideration in this case is that as the variable
name was not changed with the replacement of the gate and its descriptor number was
not changed either.
2. Insert and delete gates
In this case the use of the insert or delete commands will change the number
of internal variables of the circuit, by deleting or adding variables to the circuit. Also in
this case, because the system has a different implementation, some of the remaining
gates need to be changed. The important point about this change is that the only thing
that will change in the gate is one or more of its inputs for the gates that are affected
by the change of variables. When the system replaces this gate the only file that will be
modified is the descriptor file, to allow the modification of the inputs, because all the
other characteristics of the gate in the circuit remain unchanged.
3. Add or delete inputs
The system has two possibilities for the add and delete commands: one for the
case where only the input itself is added to (deleted from) the circuit, and other for the
case where together with the input another gate needs to be added to (deleted from)
the circuit.
In the first case the system needs to add (delete) an input descriptor to (from)
the descriptor file and after that make a modification in the circuit in the same way
that was done in the insert/delete case (only the inputs of the gate changes). In the
second case, if we are inserting an input and a gate, the system needs to add the input
descriptor, a new gate in the descriptor file and in the default delay value, and to
modify the inputs of the gates affected by the changes. If we are deleting an input and
a gate the system needs to delete the input descriptor, delete the gate descriptor in all
the files where it appears and modify the inputs of the gates affected by the deletion.
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4. Add or delete outputs
The only modification that will be done in the circuit is the insertion (deletion)
of the descriptor that describes the gate that is being inserted (deleted), because this
insertion (deletion) will have no effect on the other gates of the circuit.
5. Initial values
The original system allows 3 values for the initialization of variables: 0, 1 or 2
(undefined). The EDITOR program will allow a fourth value for initialization that will
be the number 3. When the program finds a request to initialize a variable with a 3 the
program understands that this variable was already initialized and that no further
action is wanted. In this case the part of the initialization file that describes the initial
value of this variable will be deleted.
6. Modify delays or gate
Both commands have basically the same action, with the difference that the
modify gate (ALTGATE) is more general than the modify delay (ALTDEL), because
the modify delay command will change a specific delay of a specific gate, while the
modify gate command will change a specific delay for all the gates of the referenced
gate type that appears in the circuit. Any positive integer number could be used as a
delay value in this case, but if the delay value was defined as it will be understood by
the program that this specific delay was aheady modified and the user wants it to
return to its default value.
7. The continue command
This command was designed to allow several different modifications to be
done in only one run of the EDITOR program. When the program fmds this command
(represented by the symbol # ) it understands that the modification that it is doing is
fmished and that it will fmd another keyword to begin another modification. For
example, with this command we can make a REPLACE, followed by an ALTDEL,
followed by an ALTINI, etc.
8. Syntax of the commands
One of the important points in the design of the system was the definition of
the syntax of each command. This is an important point because the EDITOR
program needs to know the syntax for each command before it is written. The next
section will present the syntax for all the commands for the EDITOR program.
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9. Limitations for the system
Due to the way that the CADD program was designed, the EDITOR program
is limited because it will not allow changes in user defmed circuits as a block. When the
system is compiled the first time, the user libraries (the sub-modules of the original
circuit) are expanded to a lower level, until the expansion reaches the point where all of
the description of the circuit is done by using system defmed primitives. As we can see,
in this case the system does not keep track of the user defmed libraries. If the user
decides to make changes in the circuit those changes must be based on the system
defmed primitives.
B. THE SYNTAX OF THE COMMANDS
The syntax for all the commands that are allowed in the EDITOR program is
defined in this section. The description of each command will be done using the BNF
notation.








<CKT> ::= <varl> = <prim> ( <var2> ) ; <CKT> 1
<varl> = <prim> ( <var2> );
< varl > ::= output of the gate that is being replaced





< var > (the number of repetitions will be a
function of the number of inputs
to the gate)
<var> ::= one of the variables defmed in the circuit.














<var4> ::= name of the variable to be inserted
<CKT1> ::= <var4> = <prim> ( <var2> ); <CKT1>
<var4> = <prim> ( <var2> );





< var> (the number of repetitions will be a
function of the number of inputs
to the gate)
<var> ::= one of the variables defined in the circuit.
<CKT> ::= the same definition as the REPLACE case.
3. The DELETE command











<var6> ::= name of the variable to be deleted
< CKT> ::= the same definition as the REPLACE case.








<CKT2> ::= <var> : <OPTl> (< INP> ,< OUT> ) =
<VAL> ; <CKT2> |
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<var> : <0PT1> (< INP> , < OUT> ) =
<VAL>
< var> ::= one of the variables defined in the circuit.
<OPTl> ::= <RISEDEL> | <FALLDEL>
< INP> ::= gate input number corresponding to the path to be
modified
<OUT> ::= gate output number corresponding to the path to
be modified
< VAL> ::= value of the new delay of the path









<var8> ::= variable name of the variable to be printed











<var8> ::= variable name of the variable to be deleted from
the printout








<CKT3> ::= <var9> = <value> ; <CKT3>
|
<var9> = < value >
;
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<var9> ::= name of the variable to have the initial value
changed
<value> ::= <0|1|2|3>













< var4> ::= name of the output to be inserted
<CKT1> ::= <var4> = <prim> ( <var2> ); <CKT1>
<var4> = <prim> ( <var2> );





< var> (the number of repetitions will be a
function of the number of inputs
to the gate)
<var> ::= one of the variables defined in the circuit.











<var6> ::= name of the variable to be deleted









<CKT5> ::= <prim> : <0PT1> (< INP> , < OUT> ) =
<VAL> ; <CKT5> |
<priin> : <OPTl> (< INP> ,<OUT>) =
<VAL>
<prim> ::= a primitive existent in the library of the system
<OPTl> ::= <RISEDEL> | <FALLDEL>
< INP> ::= gate input number corresponding to the path to be
modified
< OUT> ::= gate output number corresponding to the path to
be modified
< VAL> ::= value of the new delay of the path












< varl 1 > :: = name of the input to be inserted
< CKT> ::= the same definition as the REPLACE case.
12. The INSINPG command












< varl 1 > :: = name of the input to be inserted






< var4> ::= name of the variable to be inserted
<CKT1> ::= <var4> = <prim> ( <var2> ); <CKT1>
<var4> = <prim> ( <var2> );





< var> (the number of repetitions will be a
function of the number of inputs
to the gate)
<var> ::= one of the variables defined in the circuit.
< CKT> ::= the same definition as the REPLACE case,












<varl3> ::= name of the input to be deleted
<CKT> ::= the same definition as the REPLACE case.
14. The DELINPG command

















< var6> ::= name of the variable to be deleted
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<CKT> ::= the same definition of the REPLACE case.
C. THE IMPLEMENTATION
In this section we describe how the editor was implemented to perform the
different modifications in the circuit. The implementation is presented in a general form
for each of the commands, but the program that was written to perform the edition
will not be discussed here.
The programs that are necessary to perform the edition of any circuit are
presented in the Appendices D and E and are sufficiently commented to allow an
understanding of their behavior. The version that is presented in the appendices is the
version designed for the IBM-PC/AT. With a few modifications, this version can also
be used in the VAX system.
Appendix F presents the files and programs that are necessary to support the
compilation and edition of any circuit. Appendix G presents the meaning of each one
of the files presented in the other appendices, and also presents the reason why those
files are necessary.
All the files and programs presented in the appendices were designed for the use
of a IBM-PC AT or a compatible computer, with a hard-disk for storage of the files
and programs and the capability of the using a RAM disk (virtual memory) to
accelerate the program.
The next sub-sections present the implementation for each of the commands in
the EDITOR program.
1. The replace command
After reading the replace command given by the user, the EDITOR looks in
the SYMT table (Table 3) to verify the position of the variable being replaced. While
searching the table, the system can determine the location of the first field of the
descriptor that corresponds to the gate being replaced, by adding the values of the
DESPOS column for the variables that appears before the variable that is the output
for the gate being replaced. After finding the correct place, the system, knowing the
number of spaces occupied by the gate being replaced, can skip the number of places
that describe this gate. In the place that was occupied by the old gate, the system can
now introduce the description of the new gate, and after this insertion it can copy the
rest of the descriptor file.
The same procedure is used to replace the description of the default delay of
the gate, with the difference that the system will work with the default delay file and
will look for the DELPOS column, instead of the DESPOS column of the SYMT table.
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As discussed in the beginning of this Chapter, the replacement of a gate
implies that the new gate needs to have delays with their default values and an
undefined initial value. To verify if modifications need to be done in the files that
describe these parts, the system looks to the DEL table, to verify if the descriptor
number of the gate being replaced appears there. If the descriptor does not appear the
modified delay file is not modified. However, if the gate appears in this table this
means that some delay modification from default exists in the old gate, and this value
needs to be deleted. To delete this value the system adds the values that appear in the
"spaces" column of the DEL table, until it reaches the gate being replaced. With this
value it can fmd, in the modified delay file, in what position this gate is being described
and delete it from the file. This operation is repeated until all the appearances of the
gate in the table are deleted.
To verify if the gate was initialized in the previous simulation the system looks
once more to the SYMT table (Table 3) and verifies, for the gate being replaced, the
number that appears in the column init_position. If the number is the variable was
not initialized and the initialization file does not need to be modified. However, if the
value is not the variable is already initialized and needs to be deleted from the file. As
each initialization description occupies 9 spaces in the file (as presented in the Chapter
2), the system knows that if the variable to be deleted has a number 3 in the column,
two variables are described before it, and consequently the file has 18 numbers before
the description of the variable. With this number, the system can fmd the beginning of
the descriptor in the file, delete the next 9 numbers and copy the rest of the file. The
only problem in this case is when the variable to be deleted is the first to be described
in the file, because the description of the first variable is different from the others. In
this case the system needs to delete the first 9 numbers from the file and change the
second number of the next descriptor from 22 to 21, because this descriptor will now
be the first one in the file.
During this process the tables (SYMT, DEL and INI) are corrected to
represent the new state of the circuit after the replacement of the gate.
2. The insert command
The best way to put a new descriptor in the circuit is to place this descriptor
at the end of the corresponding files. To allow this procedure the system, after
receiving the command to insert a gate, looks to the SYiMT table and, by using the
values of the despos and delpos columns in the SYMT table, computes how many
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numbers are placed in the descriptor file and in the default delay file. With those
values the system can find the place in the files where the new descriptor will be placed
and insert it in the correct place. The other files that describe the circuit are not
modified because during the design it was assumed that when a gate is inserted in the
circuit it is inserted with its default parameters and that no initial value is assigned to
this gate. During the execution of this part the SYMT table, the DESC table and the
INI table are modified to represent the new configuration of the system.
With the insertion of a new gate in the circuit some modifications need to be
made in the circuit to allow the new gate to appear as input to some of the other gates.
As was presented in the beginning of this Chapter, it was decided that during the
design of the system, this modification would consist only of modifications in the
inputs of some gates. Because of that, the only file that will be modified in this part is
the descriptor file, and this modification will be done in the same way that the
modification of this file was done in the replace case. In this part, the INI table is also
modified to represent the new form of the circuit.
3. The delete command
In this part, it may be necessary that all the files that describe the circuit must
be modified. The first file to be modified is the descriptor file, and to do this
modification the system needs to know, as in the previous cases, where the descriptor
that describes the variable to be deleted appears in the file. To find this position the
system makes a search in the SYMT table to find the position of the variable, adding
the values that appears in the DESPOS column to the variables that appear before the
searched variable. With this value, the system can find the position of the variable in
the file, and with the value of the DESPOS column for the gate being deleted the
program knows how many numbers need to be deleted from the file. After deleting the
corresponding number of places in the file the system copies the rest of the file.
The next step will be the deletion of the default delays, that correspond to this
gate, from the default delay file. The procedure for this deletion is the same procedure
that was used in the case of the descriptor file, with the difference that, in this case, the
system computes the values in the DELPOS column and not in the DESPOS colunm.
The necessity of modifications in the other files is a function of the description
of the circuit. The deletion of the descriptor from the modified delay file and from the
initialization file, if necessary, is done in the same way that the deletion of those parts
of the files in the replace case was done, and will not be repeated here. To verify if it is
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necessary to modify the printout file, the system looks for the column print_position of
the SYMT table, to determine if the variable is one of the variables that is being
printed in the circuit. If the number that appears in this column is 0, the variable is not
being printed and the file does not need to be modified. If the number is different from
the variable is being printed and the file needs to be changed. If the number in this
column is 1 the variable is the first to be printed and to delete it from the file the
system only verifies, in the next column of the table, the number of spaces that are
occupied by the variable description. This verification is necessary because the number
of spaces occupied by one variable in the printout file is function of the number of
characters that composes its name. By verifying the column spaces, the system knows
how many characters compose the variable name, and can make the transformation of
this number to the number of places occupied by this variable in the file. This
transformation is based in the fact that each character needs 4 spaces in the file and
that each variable needs, beyond that, 3 more spaces to itself. In this case, if the
number in the spaces column is 1 the variable needs 7 spaces to be described, if the
number is 2 the variable needs 1 1 spaces, and so on. With this value the system deletes
the corresponding numbers from the file and copies the rest of the file.
If the number in the print_position column is different from and 1 the
system needs to verify, in the same column of the table, the variables that have a print
position number lower than the number for the variable that we want to delete. For
these variables the system computes the number of spaces occupied by each one (by
verifying the column spaces) and with the total value it can find the position where the
description of the variable begins. The variable can then be deleted from the file, by
computing the number of spaces occupied by the variable, and copying the rest of the
file.
Also in this case some modifications are needed in the gates that remain in the
circuit to compensate for the absence of one of the variables. This modification is the
same as in the insert case, and the procedure to do this modification is the same as
presented for that case.
4. The altdel command
In this case the only file that will be modified is the modified delay file. The
modification of the delays of the variable can have 3 different cases to be treated.
The first case appears when the value of the delay is 0. In this case, the user
wants to return the specified delay of the specified variable to its default value. To do
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this deletion the system looks in the DEL table in the position that the descriptor
number that describes the variable appears. When this number is found, the system
verifies whether the number that appears in the type column of the table corresponds
to the type of delay modification that we want to do (10 for rise delay and 11 for fall
delay). If this value is different, the system restarts the search until it finds a place
where the two numbers are the same (descriptor number and type). When the system
finds this position the system determines if the input and the output numbers are the
same as those that appear in the input and output columns of the table. When the
system finds the position where all four numbers are the same it knows how many
numbers are in the file before the description of this delay begin. With this value it can
find the position of the descriptor in the file, delete the descriptor, and copy the rest of
the file.
The second case occurs when the user wants a specified path of a gate to have
a specific value of delay and the system can find the path in the DEL table(by verifying
the four numbers presented before). In this case, the user wants a modification in a
delay that is already modified and the only thing that the system needs to do is find the
place where this descriptor begins, modify its value in the file, and copy the rest of the
file.
The third case occurs when the system can not find the specified path in the
DEL table. In this case the user wants to insert a modification of delay into the system
and the system does this insertion in the end of the modified delay file, also putting the
data corresponding to this path into the DEL table.
5. The addpri command
In this command the only file that is modified is the printout file. The printout
file can be divided into two parts, one that presents the code of the variables to be
printed and another, in the end of the file, that is the termination of the file.
The user uses this command when he/she wants to insert a printout of one of
the system variables. The best place to insert the command is in the end of the portions
of the file that contains the code for the printout. To do this insertion the system
searchs the SYMT table to verify which variables are to be printed and how many
spaces are occupied by the code. With this value the system can find where it will insert
the code for the new printout and copy the file.
Because a printout is inserted into the system the SYMT table needs to be
modified so a reference for this new printout appears in future utilizations of the
73
circuit. To accomplish the modification the system verifies, in the table, the position of
the variable for which a printout was inserted. After finding the correct position, the
system changes the value of the column print_position from a value (no printout) to
the value corresponding to the actual position of the variable in the printout file. The
value depends on how many variables were printed before. Also the column
print_spaces of the table needs to be modified to reflect the number of characters that
compose the name of the variable.
6. The delpri command
In this part the only file that is modified is the printout file. The procedure to
delete one of the printouts of the circuit is the same as described in the subsection 'The
delete case' for the deletion of a printout, and because of that it will not be presented
here.
7. The altini command
In this case the only file that is modified is the initialization file. The
implementation of this command depends on the content of the command, that can be:
deletion of a initial value, modification of a initial value, or insertion of an initial value.
If the system receives a 3 as the value in the command, it is understood as a
order to delete an initial value from the file. To do this type of modification the system
follows the same procedure that was presented in the replace command case.
If the value received is (logical 0), 1 (logical 1) or 2 (undefined ) the system
searches the SYMT table to find the position where the variable appears. In this row
the system looks in the column initial_position to verify the number that appears there.
If the number in this column is 0, the variable was not previously initialized,
and the system is inserting a new initial value of a variable into the file. This insertion
is done at the end of the file because the system knows how many variables are already
initialized and consequently, how many numbers are in the file. With this value the
system can find the position were it will insert the new initialization description.
If the number in the initial_position column is not 0, the variable has an initial
value in the file already. In this case the system will modify the file. If the number in
the column is n, the system knows that it will modify the code that is placed in the
position 9*(n-l) spaces after the beginning of the file. With this value the system can
find the place where the initialization descriptor of the variable begins, modify it, and
copy the rest of the file.
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8. The insout case
In this case the system is inserting an output into the system, i.e., inserting a
gate that is really one of the outputs of the circuit and, consequently, no further
modification is necessary in the system. The procedure to insert the output in the
system is the same that was used in the INSERT case, with the difference that in this
case the part corresponding to the modification of another gate in the circuit is not
used.
9. The delout case
In this case the system is deleting an output from the system, i.e., deleting a
gate that is really one of the outputs of the circuit and, consequently, no further
modification is necessary in the system. The procedure to delete the output from the
system is the same that was used in the DELETE case, with the difference that in this
case the part corresponding to the modification of another gates in the circuit is not
used.
10. The altgate case
With this command the value of the delay of some path of a specified gate will
be modified in aU the appearances of this gate in the circuit (global modification).
To do this modification the first step is to search the SYMT table to verify
which variables are output from this type of gate. With the descriptor number of the
variable the system now can apply the same procedure that was used in the ALTDEL
case. The procedure is repeated until all the SYMT table was searched.
11. The insinp case
In this case the user wants to insert an input into the system, modifying the
existing system, but without inserting another gate in the circuit.
To do this modification the system inserts the new input into the beginning of
the descriptor file, copying the rest of the file after it. After that, the command makes
the modifications in the circuit following the same procedure that was done in the
modification part of the INSERT case.
12. The insinpg command
In this case the user wants to insert an input into the system, modifying the
system not only because of the insertion of this input but also because of an insertion
of a new gate into it.
To do this modification the system inserts the new input into the front of the
descriptor file and after that inserts the new gate and modifies the circuit by using the
same procedure that was used in the INSERT case.
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13. The delinp command
In this case the user wants to delete one of the inputs of the circuit, changing
only the gates that have this variable as input, without deleting any gate from the
circuit.
To do that, the system searchs the SYMT table to find the beginning place of
the descriptor for the input to be deleted, computing the value of the DESCV variable
for the inputs that appear before it in the table. With this value the system knows the
beginning position of the descriptor of the input and can delete it, copying the rest of
the file. After that the system can modify the circuit by using the same procedure that
was used in modification part of the DELETE case.
14. The deUnpg command
In this case the user wants to delete an input from the circuit, modifying the
circuit not only because of the deletion of this input, but also because of the deletion
of a gate from the circuit.
To do that the system deletes the input following the procedure presented in
the DELINP case. After that the system can delete the gate and modify the circuit by
using the same procedure that was used in the DELETE case.
D. EXECUTION
1. Using the IBM PC/AT
All the files and programs that are necessary to run the compiler, editor and
simulator programs are installed in the IBiM PC/AT in the Computer Design
Laboratory. All those files are grouped in the directory SLMD of that computer.
The steps to run the Compiler or the Editor programs, after the DOS prompt
in the computer, are the following:
1. Type CD\SIMD - to change the directory to the desired directory
2. Type PATH3 - this command will allow all the paths containing the programs
that support the compiler/editor programs be set up.
3. Using the KEDIT editor, write the VOHL descriptions for the circuit that will
be compiled/edited, giving to that file a < filename > that will be used in aU
calls. In the case where the description is to be used with the Editor program,
the complete filename for the file will be the same < filename > as the circuit to
be modified, followed by the extension ED. As an example, suppose that we
want to create a file that will describe the circuit that is shown in the Figure 1.2.
We can give the name TEST to the file, and this name will be the < filename >
for all the applications of the circuit. If after the compilation of the circuit we
want to make any modification in the circuit we need to create a file called
76
TEST.ED, and that file is the file that will be used by the Editor program to
make the modifications in the circuit. An example of a possible TEST.ED file is
presented in the Figure 4. 1
.
4. Using the KEDIT editor write the input file that will be used as an input to the
circuit to be compiled/edited. The name of this file will be < filename > .IN,
with < filename > being the same filename of the circuit that is being
compiled/edited.
5. If the compilation of the entire circuit, or the simulation of the circuit with its
compilation is desired, type:
M0DEL2A <filename> <option>
With this command the system will compile or simulate (depending of the
option that was determined by the user) a circuit that is stored in a file with the
same < filename > . The options for the command are:
c - compile the circuit, without simulation.
s - simulate a circuit already compiled
e - compile and simulate a circuit
For the last two cases an input file is necessary for the correct function of the
system. In both cases the results will appear in the file < filename > .OUT. After
running the program (in any of the 3 cases) the DESCT table, the SYMT table,
the DEL table, the INI table, and all the files that describe the circuit
(descriptor, default delay,etc...) will be stored in the hard-disk, to allow reuse.
6. If it is desired to edit the circuit, or to simulate the circuit with editing, type:
MODEL3B <filename> <option>
With this command the system will edit or simulate a circuit that is stored in a
file with the same < filename >. The circuit needs to be previously compiled.
The options for this command are:
c - edit the circuit, without simulation.
s - simulate a circuit already compiled/ edited
e - edit and simulate a circuit
For the last two cases an input file is necessary for the correct function of the
system. In both cases the results will appear in the file < filename > .OUT. After
running the program (in any of the 3 cases) the DESCT table, the SYMT table,
the DEL table, the INI table, and all the files that describe the circuit
(descriptor, default delay,etc...) will be stored in the hard-disk to allow a later
use.
2. Using the VAX-UNIX
The necessary programs for the execution of the compiler, editor and
simulator programs are also found in the VAX computer at the Naval Postgraduate
School. Here there is no possibility for the use of an unique command to execute the
file. Instead, each operation needs to be called in a different way. There are 3 different
executable files each one being called in a different way (CADD2 for the compiler,
SIMULA for the simulator and CEDT for the editor).
To compile the circuit, the command is:
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REPLACE ;
A5 = AND (A4, Al) ;
AlO = ORTHREE (A5, AS, A3) ;









All, AS, A2 ;
A2 : RISEDEL(1,0) = 3
A6 : rALLDEL(0,0) = 2
A6 : RISEDEL(l.O) = 3 ,




A20 = AT^DTHRE (A, A13, All) ;
INSII.TG : A21; A22 ;
A22 - OR (A21, EN) ;
A17 = AIm'DFCUR (A12, AlO, A6, A22) ;
Al = OR (CLK, A21) ;
A4 = NAND CA22, A3) ;
END;
Figure 4. 1 The TEST.ED file
CADD2 < filename >
where filename is the file that contains the circuit to be compiled.
To edit the circuit, the command is:
CEDT < filename >
where filename is the file that contains the circuit to be edited.




where filename is the file that contains the circuit to be simulated. In
this case a file < filename > .in, with the input values of the circuit, needs to be created
to allow the simulation of the circuit, and a file < filename > .out will be created by the
system with the outputs for the circuit.
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V. PERFORMANCE
To verify the correctness of the EDITOR program and evaluate its performance
several tests were run with different circuits, each run testing one of the capabilities of
the program.
If the objective of the tests were only to verify the correctness of the program
any set of tests that cover all the possibilities of the program could be considered a
good test, but when the test must also evaluate the program some points need to be
considered.
The time that the EDITOR program will take to run a specific test will depend
on two characteristics: what is the modification that we want to introduce into the
circuit and what is the size of the files (descriptor file, default delay file, modified delay
file, initialization file and printout file) that describe the circuit. The descriptor file and
the default delay file have a size that can be considered directly proportional to the size
of the circuit. The size of the other 3 files will be a function of the special
characteristics that the user gives to the circuit, and can be either empty or large,
depending on the description of the circuit given by the user. The time that the
compiler program needs to generate those files is also a function of the size of the
circuit and its characteristics, with the time increasing when the size or the number of
characteristics increases.
The evaluation of the EDITOR program can be done by measuring the time that
is needed to perform some modification in the circuit using the program and by
comparing this time with the time that would be necessary to compile the entire circuit
with the modification inserted. At this point the first question appears. What is the
better way to do this comparison? It is better to use a large circuit with a lot of
characteristics inserted, a large circuit with few characteristics inserted, or a small
circuit with few characteristics? It is almost impossible to answer this question, because
the answer will be different from case to case, depending of what we want to modify in
the circuit. For example, if we want to modify the initial values of the variables it is
better to have a large circuit with few characteristics, particularly if it has few initial
values in the original circuit, because the time that will be needed to rewrite the
initialization file will be small with respect to the time to write all the files. But, if we
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want to insert a gate into the circuit the time that will be used for the EDITOR
program will be the same for each circuit and will be dependent only of the size of the
circuit. However, the performance with respect to the compiler program will be
different depending on whether the circuit has few (or none) delay modifications,
initializations, and printouts or if it has many of those characteristics.
Another question concerns the necessity of recompiling the circuit with the
modification inserted to allow a correct comparison with the EDITOR program. If we
think in real terms, each of the tests that are done in the circuit really need to be two
tests, one using the EDITOR program and the other using the recompilation of the
circuit with the modification. However, the time required to perform all the necessary
tests could be incompatible with the time available for the preparation of this thesis,
and because of that, some of the recompilations were done, but in the cases where the
modifications were similar the recompilations of the entire circuit was done only once,
with this time being considered the default for the similar cases. This was done because
when we do a compilation of the entire circuit the factors that determine the time
needed for the compilation are the size of the circuit and the number of different
characteristics in the circuit. To understand that suppose that we have a circuit with n
gates. If we insert 3 gates and replace 1 gate in this circuit the circuit will have n+3
gates and the same characteristics. If, in the original circuit, we insert 3 gates and make
3 modifications the number of gates that the compiler program will found is n + 3, and
the characteristics of the circuit will be the same. As we can see the time for the edition
of the circuit will be different in the two cases, because we are inserting and modifying
a different number of gates, but the time for compilation of the entire circuit will be the
same, because the number of gates and the characteristics of the circuit will be the
same.
To perform the tests of the Editor program two circuits were used. The first
circuit was the ALU circuit, that is presented in the Appendix H, and the second
circuit was the circuit that is presented in Figure 1.2 . The ALU circuit is composed of
142 gates, but has no delay modification, few initializations, and printouts. The second
circuit is composed of 14 gates, but has some delay modifications, few initializations,
and a medium number of printouts.The first step in the test of the EDITOR program
is to compile both circuits and verify the time that is needed by each one to complete
the compilation. The ALU program needed 4 minutes and 35.38 seconds to complete
the compilation, while the second circuit, that we will call TEST circuit, needed 40.94
seconds to perform the compilation.
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The measurement of the performance of the editor was made by the computation
of the ratio between the time needed by the editor to perform the corresponding
modification and the time needed by the compiler, in percentage. The values found in
the tests are presented in the last column of the tables that are presented in this
chapter. The equation for the computation of this value is presented in the Equation
5.1
edit time
ratio = X 100% (eqn 5.1)
compilation time
More than 350 tests were performed to evaluate the performance of the Editor
program and the results will be presented in the following sections.
A. THE REPLACE CASE
When the replacement of gates is done in the circuit the time that will be needed
to recompile the entire circuit is, in the worst case, the same that was necessary to
compile the original circuit. The worst case is when none of the gates being replaced
had delay modifications or initial values in the original circuit because in this case
nothing will be deleted from the files. If some of the gates had any of the mentioned
characteristics in the original program some files will be small, and consequently, the
system will need less time to do the compilation. This difference in time is not very
large and, for the effects of the test, the time of recompilation wiD be considered as
being the same time necessary for the compilation of the original circuit.
The Table 7 presents the results of the tests done with the ALU circuit for the
replace gate cases. The first column of the table presents the number of gates that are
being replaced in the circuit, with the second and third columns presenting the amount
of time needed for the edition and recompilation of the circuit, respectively. The last
column of the table presents the comparison (in %) between the time for the edition
and the time for recompilation of the circuit.
As we can see we can replace approximately 5% of the number of gates in the
circuit using the editor program in an amount of time less than the time needed for the
recompilation of the entire circuit. This result could be considered satisfactory, since















1 01 00.93 04 35.38 22. 13
2 01 31.92 04 35.38 33.38
3 02 16.67 04 35.38 49. 63
4 02 41.36 04 35.38 58. 60
5 03 09.35 04 35.38 68. 76
6 03 38. 15 04 35.38 79.22
7 04 07.32 04 35.38 89.81
gates, having no modification of delays and very few initializations, factors that
certainly would increase the time needed for the compilation of the circuit and that
could allow a great number of gates to be replaced in the time that was needed by the
compiler program for the compilation of the circuit.
Table 8 presents the results of the tests done with the TEST circuit for the
replace gate cases. This table has the same format as the table presented for the ALU
circuit.
As we can see this case is better than the ALU case, because in the time needed
for the recompilation of the circuit we can replace almost 29% of the gates of the
circuit. This could be considered an excellent result, because is not normal a
replacement for this amount of gates in a circuit.
B. THE INSERT CASE
In this case two parameters are important in the measurement of the
performance of the Editor program: how many gates are being inserted and how many
gates will be replaced due to those insertions. The measurement of the performance of
the program in this case was done by comparing the amount of time needed by the















1 00 22.95 00 42. 64 53.82
2 00 28.30 00 42. 64 66.37
3 00 34. 10 00 42. 64 79.97
4 00 39.32 00 42. 64 92.21
circuit that is composed of the n original gates plus the number of gates that are being
inserted.
The Table 9 presents the result of the tests for the ALU circuit. The table is
basically the same as the replace case with one more column added to the table to
represent the number of gates inserted in the circuit.
As we can see, the Editor program allows that 1 gate be inserted and 8 modified
or 7 gates be inserted and 1 modified in the same time that the compiler program needs
to compile the entire circuit. These numbers show that we can insert/replace more than
5% of the gates of the circuit, that is very powerful.
The Table 10 presents the result of the tests for the TEST circuit. The table
format is the same of the ALU case.
In this case the Editor program allows the insertion/replacement of up to 6 gates
in less time than the time necessary for the compilation of the entire circuit. Those
numbers show that we can change almost 43% of the gates of the entire circuit
without the necessity of recompilation. This is really an excellent result.
There is a great difference in the number of gates changed in both circuits. This
difference can be explained by the size of the different files that describe the circuits.
In the ALU circuit we do not have the modified delay file, the initialization file is very
small, and the descriptor file and the default delay files are very large. As the insertion
and replace cases works basically with these two files and as the other files are almost
non-existent, the Editor program does not take as much time to copy the other files

















1 1 01 24. 82 04 39. 12 30. 39
1 2 01 50.04 04 39. 12 39.42
1 3 02 16. 67 04 39. 12 48.96
1 4 02 41.36 04 39. 12 57.81
1 5 03 07. 42 04 39. 12 67. 15
1 6 03 32.27 04 39. 12 76.05
1 7 03 58.09 04 39. 12 85.30
1 8 04 23.80 04 39. 12 94.51
2 1 01 58.35 04 41. 67 42.02
2 2 02 23. 14 04 41. 67 50.82
2 3 02 49. 79 04 41. 67 60.28
2 4 03 14. 07 04 41. 67 68.90
2 5 03 40. 04 04 41. 67 78. 12
2 6 04 05. 84 04 41. 67 87.28
2 7 04 31. 86 04 41. 67 96. 52
3 1 02 30.99 04 44. 08 52.41
3 2 02 55.45 04 44.08 60.90
3 3 03 22.88 04 44.08 70.42
3 4 03 49. 68 04 44. 08 79. 73
3 5 04 16. 18 04 44. 08 88.93
3 6 04 42.96 04 44. 08 98.22
4 1 03 03. 85 04 46.37 64.20
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4 2 03 31.09 04 46.37 73. 71
4 3 03 58.50 04 46.37 83.28
4 4 04 25. 72 04 46.37 92.79
5 1 03 38.01 04 48. 72 75.51
5 2 04 06. 16 04 48. 72 85.26
5 3 04 34. 47 04 48. 72 95.06
6 1 04 13.21 04 50.85 87.06
6 2 04 42.21 04 50.85 97.03
7 1 04 50.25 04 53.01 99. 06
the number of gates that could be replaced would be greater. This can be seen in the
TEST circuit. In this circuit, even with the descriptor and default delay files being the
largest files of the circuit, the other 3 files have a reasonable size and this will influence
the number of gates that we can change, as we can see by the results obtained during
the tests.
C. THE DELETE CASE
Also in this case, two parameters are important in the measurement of the
performance of the Editor program: how many gates are being deleted and how many
gates will be replaced due to those deletions. The measurement of the performance of
the program in this case was done by comparing the amount of time needed by the
Editor program to modify the circuit and the time needed to recompile the circuit that
is composed of the n original gates less the number of gates that are being deleted.
Table 11 presents the result of the tests for the ALU circuit. The table is


















1 1 00 22.88 00 43.49 52. 61
1 2 00 28. 59 00 43.49 65.97
1 3 00 33. 18 00 43.49 76.29
1 4 00 37.21 00 43.49 85.56
1 5 00 41.36 00 43.49 95. 10
2 1 00 30.97 00 45.39 68.23
2 2 00 34.21 00 45.39 75.37
2 3 00 38.98 00 45.39 85.88
2 4 00 43.23 00 45.39 95.24
3 1 00 36. 18 00 46. 44 77.91
3 2 00 40. 60 00 46. 44 87.42
3 3 00 45.31 00 46.44 97.57
4 1 00 41. 66 00 48.33 86.20
4 2 00 46. 49 00 48.33 96. 19
5 1 00 47.38 00 50. 41 93.99
As we can see the Editor program allows 1 gate to be deleted and 8 modified or 6
gates be deleted and 1 modified in the same time that the compiler program needs to
compile the entire circuit. These numbers show that we can delete/replace almost 5%
of the gates of the circuit.
Table 12 presents the result of the tests for the TEST circuit. The table format is
the same as the ALU case.
As we can see, in this case the Editor program allows the deletion and

















1 1 01 26. 31 04 35.07 31.38
1 2 01 56. 14 04 35.07 42.22
1 3 02 16. 17 04 35.07 49. 50
1 4 02 42.47 04 35.07 59.06
1 5 03 05.74 04 35.07 67.52
1 6 03 30.85 04 35.07 76. 65
1 7 03 55.29 04 35.07 85.54
1 8 04 20. 11 04 35.07 94.56
2 1 02 02.98 04 33.58 44.95
2 2 02 23.35 04 33. 58 52.40
2 3 02 47.56 04 33.58 61.25
2 4 03 11. 74 04 33.58 70.09
2 5 03 36.21 04 33.58 79.03
2 6 04 00.54 04 33.58 87. 92
2 7 04 25. 15 04 33.58 96.92
3 1 02 39. 71 04 32.31 58.65
3 2 03 03.01 04 32.31 67.21
3 3 03 29. 01 04 32. 31 76. 75
3 4 03 53. 16 04 32.31 85. 62
3 5 04 18. 57 04 32. 31 94. 95
4 1 03 16. 43 04 30.58 72. 60
4 2 03 39.24 04 30.58 81.03
4 3 04 02.39 04 30. 58 89.58
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4 4 04 25.24 04 30.58 98.03
5 1 03 42.84 04 28.97 82.85
5 2 04 05.29 04 28.97 91.20
6 1 04 19. 65 04 27.02 97.24
TABLE 12
THE DELETE CASE













1 1 00 25. 71 00 42.26 60.84
1 2 00 30.16 00 42.26 71.37
1 3 00 33.24 00 42.26 78. 66
1 4 00 37.09 00 42.26 87. 77
1 5 00 41.00 00 42.26 97.02
2 1 00 31.59 00 41.33 76,43
2 2 00 35.81 00 41. 33 86. 64
2 3 00 40. 07 00 41.33 96.95
3 1 00 37.31 00 39. 67 94.05
compilation of the entire circuit. These numbers show that we can change almost 30%
of the gates of the entire circuit without the necessity for recompilation.
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D. THE ALTDEL CASE
In the ALTDEL case we have three distinct possibilities; insertion of delays,
modification of delays already modified, or return to default delays.
In this case, the tests were not done by increasing 1 variable at a time because, as
the only file that is modified in this case is the modified delay file, the variation of time
for increasing 1 variable is very small. The Table 13 presents the results of the tests
executed for the ALU circuit. The table presents the type of modification made in the
circuit, the number of paths whose delays were affected by the modification, the time
necessary to do the modification with the Editor program, and the comparison with the
time needed to do the compilation of the circuit with the modification inserted.
In the column modification type (MODIF. TYPE) a code was used to represent
the modification that was done to the delays. This code is:
1. I - insertion of delays
2. M - modification of delays
3. D - return to default
Table 14 presents the results of the tests executed for the TEST circuit. The
format of this table is the same as the table that presented the results for the ALU
circuit.
As we can see the Editor program is a powerful tool when the user needs to
modify the delays of the circuit that is being simulated. The system allows the
insertion of delays in a number of paths that is almost equal to 1.5 times the number
of gates that compose the circuit. For the case of deletion of delays the number of
paths that we can work with actually outnumber the number of gates existing in the
circuit, and only in the modification case does this number fall to one half of the
number of gates. The difference in time in each of these cases is due to the size of the
files that the system is working with. We can delete(insert) more delays than modify
delays because in the first case the modified delay file starts big{ small) and starts to
decrease( increase) while the system is deleting(inserting) delays and, consequently, the
average time to work with a specific number of delays is lower than the time to modify
the same number of delays. On the other hand, for the same case the modified delay
file will always have the same size.
E. THE ADDPRI CASE
As the MultiSim package presents the output as a table of results, the number of

















I 1 00 22. 15 04 36.02 8.02
I 3 00 26.43 04 36.30 9.57
I 6 00 28. 11 04 37. 13 10. 14
M 6 00 28.52 04 37. 13 10.29
D 6 00 27.22 04 35.38 9.88
I 12 00 30.47 04 39.01 10.92
M 78 04 04.36 05 15.39 77.48
I 90 01 48. 14 05 31.86 32. 59
D 90 01 48.41 04 35.38 39.37
I 156 04 13.71 06 12.31 68. 14
D 156 04 14. 63 04 35.38 92.46
norm, we can have a maximum of 80 columns on the screen and the maximum number
of printouts allowed is 18, if all the variables have a name with 2 characters, because
the first column in the printout, which is the time, occupies 4 columns, and we need to
have one column of separation between each name.
Because of this, the tests that were performed were limited to 17 additional
printouts in the circuit.
Following the statements presented before, the EDITOR program was tested
inserting 17 variables in the printout of the ALU circuit, and it needed 37.31 sec, that
is only 13.51% of the 4 minutes and 36.15 seconds needed to compile the entire circuit
with 18 printouts. When the program was tested on the TEST circuit it needed 27.24
seconds to add the 17 printouts in the circuit, what is 63.67% of the 42.83 seconds


















I 1 00 17.35 00 42.64 40. 69
I 11 00 19.87 00 44. 73 44.42
M 11 00 31.06 00 44. 73 69.44
I 16 00 23.98 00 45.21 53.04
M 20 00 33. 14 00 45.86 72.26
D 20 00 25.87 00 42. 64 60. 67
With the limitations imposed by the actual output of the simulator, the case for
added printouts in the circuit is always better with the Editor program.
F. THE DELPRI CASE
In this case the limitations that appeared in the add printout case also apply and,
because of that, the system was tested for the worst case of 17 printouts deletions.
In the ALU circuit the Editor program needed 36.85 seconds to delete the 17
printouts, that is only 13.38% of the time needed by the system to compile the entire
circuit.
In the TEST circuit the system needed 26.60 seconds to delete the 17 printouts,
an amount of time that corresponds to 63.89% of the 41,63 seconds needed by the
system to compile the entire circuit.
G. THE ALTINI CASE
In the ALTINI case we can have three distinct possibilities that are:
initialization of variables that are not initialized yet; modification of initialization
values of variables that are already initialized; deletion of variables from the
initialization list.i.e., the variable was initialized before and the user wants that it be
undefined.
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In this case, the tests were not done by increasing 1 variable each time because,
as the only file that is modified in this case is the initialization file, the variation of time
to increase 1 variable is very small. Table 15 presents the results of the tests executed
for the ALU circuit. The table presents the type of modification made in the circuit,
the number of variables that were affected by the modification, the time necessary to
do the modification with the Editor program, and the comparison with the time needed
to do the compilation of the circuit with the modification inserted.
In the column modification type (MODIF. TYPE) a code was used to represent
the type of modification to the variables. This code was:
1. I - insertion of initial values into new variables
2. M - modification of initial values of variables already initialized
3. D - deletion of initial values
The column total presents the number of initial value assignments in the
initialization file at the end of the user command. This information is important
because the size of the initialization file is the predominant factor in this command's
performance. Due to the size of the file, the modification of the same number of initial
values can have different times, depending on whether the initialization file is small or
not.
Table 16 presents the results of the tests executed for the TEST circuit. The
format of this table is the same as the table that presented the results for the ALU
circuit.
As we can see the Editor program is a powerful tool when the user needs to
modify the initial values of the variables in the circuit being simulated. The system
allows the insertion/deletion of initial values in a number of variables that could be, in
some of the cases, equal to the number of gates in the circuit. From the tables, for
small circuits the Editor program is capable of inserting, modifying, or deleting the
initial values for all the variables in the circuit in less time than the time needed for
compilation of the circuit. For large circuits we can insert or delete a number of initial
conditions that will be almost equal to the number of gates in the circuit, but we
cannot modify a large number. In any event we can modify the initial values in almost
one half of the gates in the circuit. The difference in time for each of these cases is due
to the size of the files. The number of files where we can delete(insert) more initial
values is more than the number of files we can modify, because in the first case the

















I 1 2 00 27.05 04 36.02 9.80
M 20 142 02 14. 57 05 12.21 43. 10
D 30 112 02 52.30 04 59.83 57.47
I 64 65 01 53. 78 04 43. 08 40. 19
M 64 65 03 08. 73 04 43.08 66. 67
D 64 1 01 53. 66 04 35.38 41.27
I 111 112 04 39. 66 04 59.83 93.27
D 110 1 04 34.81 04 35.38 99. 79
TABLE 16
THE ALTINI CASE













I 1 6 00 18. 11 00 42. 64 42.47
I 11 16 00 20. 40 00 45. 17 45. 16
M 11 16 00 32.93 00 45. 17 72. 90
I 16 21 00 25.51 00 46.83 54. 47
M 20 21 00 34.92 00 46. 83 74.57
D 20 1 00 27.20 00 42. 11 64.59
deleting(inserting) initial values. Consequently, the average time to work with a specific
number of initial values is lower than the time to modify the same number of values.
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H. THE INSOUT CASE
As the system worked with the insertion of gates the tests were done once more
by inserting one gate at a time.
Table 17 presents the results of the tests for the ALU circuit. The first column of
the table presents the number of gates being inserted in the circuit, with the second and
third columns presenting the amount of time needed for the edition and recompilation
of the circuit, respectively. The last column of the table presents the comparison (in %)
between the time for the edition and the time for recompilation of the circuit.
TABLE 17
THE INSOUT CASE











1 00 57. 63 04 39. 12 20. 65
2 01 30.80 04 41. 67 32.24
3 02 02.82 04 44. 08 42. 63
4 02 36.80 04 46.37 54.75
5 03 09.25 04 48. 72 65.55
6 03 42.07 04 50.85 76.35
7 04 15.53 04 53.01 87.21
8 04 49.34 04 55. 18 98.02
As we can see the number of outputs that can be inserted in the circuit is almost
equal to 6% of the number of gates that compose it. This result can be considered
satisfactory because it is not normal for a user to insert a large number of outputs in
the circuit in one change.
Table 18 presents the results of the tests done with the TEST circuit for the insert
















1 00 22.00 00 43.49 50.59
2 00 27. 63 00 45.39 60.87
3 00 32.51 00 46.44 70.00
4 00 38. 08 00 48.33 78.79
5 00 44. 37 00 50. 41 88. 02
As we can see, this case is better than the ALU case, because for the same time
needed for the recompilation of the circuit we can insert almost 36% of the gates of the
circuit. Because it is not normal to insert this amount of outputs in a circuit, this can
be considered an excellent result.
I. THE DELOUT CASE
In this case, as the system worked with the deletion of gates the tests were done
once more by deleting one gate at a time.
Table 19 presents the results of the tests for the ALU circuit. The first column of
the table presents the number of gates that are being deleted from the circuit, with the
second and third columns presenting the amount of time needed for the edition and
recompilation of the circuit, respectively. The last column of the table presents the
comparison (in %) between the time for the edition and the time for recompilation of
the circuit.
As we can see the number of outputs that can be deleted in the circuit is almost
equal to 6% of the number of gates that compose it. This result can be considered
satisfactory because is not normal for a user to delete a large number of outputs in the
circuit in one change.
Table 20 presents the results of the tests done with the TEST circuit for the
















1 00 59.53 04 35.07 21. 64
2 01 31. 61 04 33. 58 33. 49
3 02 04. 14 04 32.31 45.59
4 02 35.91 04 30.58 57. 62
5 03 07.63 04 28.97 69. 76
6 03 38.44 04 27.02 81.81
7 04 09.36 04 25.65 93.87
TABLE 20
THE DELOUT CASE











1 00 24.00 00 42.26 56.79
2 00 28.97 00 41.33 70.09
3 00 35.21 00 39. 67 88. 76
The TEST case is better than the ALU case, because in the time needed for the
recompilation of the circuit we can delete almost 22% of the gates of the circuit.
J. THE ALTGATE CASE
This case has practically the same function as the ALTDEL case, with the only
difference that this case works with the general gates of the circuit, instead of the
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variables of the circuit. As a consequence, the results obtained in these tests are almost
the same of the ALTDEL case, and, because of this the results will not be repeated.
K. THE INSINP CASE
In this case two parameters are important in the measurement of the
performance of the Editor program: how many inputs are being inserted and how many
gates will be replaced due to those insertions. The measurement of the performance of
the program in this case was done by comparing the amount of time needed by the
Editor program to modify the circuit and the time needed by the recompilation of the
circuit.
Table 21 presents the result of the tests for the ALU circuit. The table is
basically the same as the insert case with the gates inserted column replaced by the
inputs inserted column.
The Editor program allows 1 input to be inserted and 8 gates to be replaced or 7
inputs to be inserted and 2 gates to be replaced in an amount of time lower than the
time needed by the compiler program to recompile the entire circuit. These values
could be considered very good, because we are modifying more than 5% of the number
of gates in the system in a time lower than the compilation time.
Table 21 does not have the results of the tests for the insertion of 7 inputs and
the modification of 1 gate. This test was not done because in the actual situation of the
system, there are no primitive with 7 inputs and, consequently, it is impossible that 7
inputs be inserted in the system with only 1 gate being modified. When 7 inputs are
inserted in the circuit at least 2 other gates need to be modified, and this is the reason
that the test for 7 inputs and 1 gate was not studied.
Table 22 presents the result of the tests for the TEST circuit. The table format is
the same of the ALU case.
In this case the Editor program allows that 1 input be inserted and 6 gates
modified or 5 inputs be inserted and 1 gate modified in an amount of time lower than
the time needed to recompile the entire circuit. This is a reasonable result because we
are modifying almost 50% of the number of gates in the circuit in a time lower than
the time to recompile the entire circuit.
L. THE INSINPG CASE
Three parameters are important in the measurement of the performance of the

















1 1 01 16.46 04 35.80 27.72
1 2 01 43.31 04 35.80 37.46
1 3 02 08.32 04 35.80 46.53
1 4 02 34.49 04 35.80 56. 02
1 5 03 00.83 04 35.80 65.57
1 6 03 26. 75 04 35.80 74.96
1 7 03 52. 66 04 35. 80 84. 36
1 8 04 18.59 04 35. 80 93. 76
2 1 01 43.20 04 36.24 37.36
2 2 02 09.20 04 36.24 46. 77
2 3 02 33. 16 04 36.24 55.44
2 4 02 58. 14 04 36.24 64-49
2 5 03 22.97 04 36.24 73.48
2 6 03 47.99 04 36.24 82.53
2 7 04 12.90 04 36.24 91.55
3 1 02 08.55 04 37.09 46.40
3 2 02 34. 57 04 37.09 55.78
3 3 02 59. 73 04 37.09 64.86
3 4 03 25.58 04 37.09 74. 19
3 5 03 51.59 04 37.09 83.58
3 6 04 17. 31 04 37.09 92.86
4 1 02 33. 61 04 37.51 55.35
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4 2 03 00, 03 04 37. 51 64.87
4 3 03 26.26 04 37.51 74.33
4 4 03 52.92 04 37. 51 83. 93
4 5 04 19.81 04 37.51 93.62
5 1 03 00. 15 04 37.99 64.80
5 2 03 26.38 04 37.99 74.24
5 3 03 53. 49 04 37.99 83.99
5 4 04 20.42 04 37.99 93. 68
6 1 03 27.49 04 38. 48 74. 51
6 2 03 55.00 04 38. 48 84.39
6 3 04 12.21 04 38. 48 90.57
7 2 04 23. 65 04 39.04 94. 48
inserted, and the number of gates being replaced due to those insertions. The
measurement of the performance of the program in this case was done by comparing
the amount of time needed for the Editor program to modify the circuit and the time
needed for the recompilation of the circuit.
Table 23 presents the results of the tests for the ALU circuit. The table is
basically the same of the insert input case, with the insertion of one more column for
the presentation of the number of gates inserted in the circuit.
By the results presented in the table we can see that the Editor program allows
an insertion of a great number of inputs and gates in the circuit. The tests that were
done did not cover all the possible insertions that could be done in the circuit in a time
lower than the time necessary for recompilation of the circuit, but we can see by the
results that we are modifying a number of variables that is almost equal to 6% of the

















1 1 00 24.35 00 43. 13 56.46
1 2 00 27.83 00 43. 13 64. 53
1 3 00 31.52 00 43. 13 73.08
1 4 00 35.33 00 43. 13 81. 92
1 5 00 39. 18 00 43. 13 90.84
1 6 00 43.08 00 43. 13 99.88
2 1 00 28. 78 00 44. 03 65. 36
2 2 00 30.82 00 44.03 70.00
2 3 00 35.28 00 44. 03 80. 13
2 4 00 39.43 00 44. 03 89.55
2 5 00 43. 64 00 44. 03 99. 11
3 1 00 33.21 00 44. 98 73. 83
3 2 00 37.39 00 44. 98 83. 13
3 3 00 41. 84 00 44. 98 93. 02
4 1 00 37.83 00 45. 90 82. 42
4 2 00 42.25 00 45.90 92.05
5 1 00 42. 68 00 46.82 91. 16
Table 24 presents the results obtained in the INSINPG case for the TEST circuit.
The table has the same format as the ALU table.
In this case only few tests were done in the circuit. Even with a small number of
tests we can see that the system can increase the number of inputs and gates inserted in



















1 1 1 01 50. 78 04 39. 74 39. 60
1 1 2 02 15. 65 04 39. 74 48.49
1 1 3 02 40. 40 04 39. 74 57.34
1 1 4 03 05.52 04 39. 74 66.32
1 1 5 03 30.97 04 39. 74 75.42
1 1 6 03 56.29 04 39. 74 84.47
1 1 7 04 21.47 04 39. 74 93.47
1 2 1 02 21. 19 04 42. 08 50.05
1 2 2 02 47. 79 04 42. 08 59.48
1 2 3 03 13.83 04 42. 08 68. 71
1 2 4 03 39.82 04 42.08 77.93
1 2 5 04 05. 94 04 42.08 87. 19
1 2 6 04 31. 96 04 42.08 96.41
1 3 1 02 53.96 04 44. 52 61. 14
1 3 2 03 21.45 04 44. 52 70. 80
1 3 3 03 47. 12 04 44. 52 79.83
1 3 4 04 12. 70 04 44. 52 88.82
1 3 5 04 38.01 04 44. 52 97. 71
1 4 1 03 29.08 04 45.80 73. 16
1 4 2 03 55.23 04 45.80 81. 61
1 4 3 04 21.25 04 45.80 91.41
1 5 1 04 05.23 04 47. 14 85.40
1 5 2 04 31.94 04 47. 14 94. 71
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1 6 1 04 41.94 04 48. 62 97. 69
2 1 1 02 16. 82 04 40. 39 48.80
2 1 2 02 40. 77 04 40. 39 57.34
2 1 3 03 06.44 04 40. 39 66.49
2 1 4 03 32.26 04 40.39 75.70
2 1 5 03 58. 14 04 40.39 84.93
2 1 6 04 23.94 04 40.39 94. 13
2 2 1 02 46. 68 04 42.72 58.96
2 2 2 03 13.56 04 42. 72 68. 46
2 2 3 03 39.04 04 42. 72 77.48
2 2 4 04 05.26 04 42. 72 86. 75
2 2 5 04 32. 11 04 42. 72 96.25
2 3 1 03 16. 83 04 45. 15 69.03
2 3 2 03 43.04 04 45. 15 78.22
2 3 3 04 02.31 04 45. 15 84.98
2 3 4 04 31.87 04 45. 15 95. 34
3 1 1 02 34.97 04 41.07 55. 14
4 1 1 02 52.08 04 41. 72 61. 08
5 1 1 03 10.47 04 42. 40 67.45
M. THE DELINP CASE
In this case two parameters are important in the measurement of the
performance of the Editor program: how many inputs are being deleted and how many



















1 1 1 00 29.57 00 45.22 65.39
1 1 2 00 32. 30 00 45. 22 71.43
1 1 3 00 34. 85 00 45.22 77. 07
1 1 4 00 37.42 00 45.22 82. 75
1 1 5 00 40. 15 00 45.22 88.79
1 1 5 00 42. 85 00 45.22 94. 76
1 2 1 00 34.89 00 45. 85 76. 10
1 2 2 00 38. 11 00 45.85 83. 12
1 2 3 00 41.08 00 45. 85 89. 60
1 2 4 00 44. 13 00 45. 85 96.25
1 3 1 00 39.21 00 46. 17 84.93
1 3 2 00 42. 17 00 46. 17 91.34
1 3 3 00 45. 32 00 46. 17 98. 16
1 4 1 00 44. 61 00 46. 55 95. 83
2 1 1 00 32. 78 00 46. 16 71.01
2 1 2 00 35.42 00 46. 16 76. 73
2 1 3 00 38.09 00 46. 16 82.52
2 1 4 00 41.28 00 46. 16 89. 43
2 1 5 00 44.96 00 46. 16 97. 40
2 2 1 00 38. 21 00 46.81 81. 63
2 2 2 00 41. 19 00 46.81 87.99
2 2 3 00 44. 65 00 46.81 95.39
2 3 1 00 43.02 00 47.99 89. 64
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2 3 2 00 46. 57 00 47.99 97. 04
3 1 1 00 36. 15 00 46.91 77. 06
4 1 1 00 41.25 00 47. 65 86.57
the program in this case was done by comparing the amount of time needed by the
Editor program to modify the circuit and the time needed by the recompilation of the
circuit.
Table 25 presents the result of the tests for the ALU circuit. The table is
basically the same of the insert case with the gates inserted column replaced by the
inputs deleted column.
As we can see the Editor program allows that 1 input be deleted and 8 gates be
replaced or 7 inputs be deleted and 2 gates be replaced in a time lower than the time
needed by the compiler to recompile the entire circuit.
Table 26 presents the result of the tests for the TEST circuit. The table format is
the same of the ALU case.
In this case the Editor program allows 1 input to be deleted and 5 gates to be
modified or 3 inputs to be deleted and 2 gates to be modified in an amount of time
lower than the time needed to recompile the entire circuit. This is a reasonable result
because we are modifying almost 35% of the number of gates in the circuit in a time
lower than the time to recompile the entire circuit.
N. THE DELINPG CASE
In this case three parameters are important in the measurement of the
performance of the Editor program: the number of inputs being deleted, the number of
gates being deleted, and the number of gates to be replaced due to those deletions. The
measurement of the performance of the program in this case was done by comparing
the amount of time needed by the Editor program to modify the circuit and the time

















1 1 01 18.33 04 35.21 28.46
1 2 01 41. 62 04 35.21 36.92
1 3 02 08.21 04 35.21 46. 51
1 4 02 33. 77 04 35.21 55.87
1 5 02 59. 61 04 35.21 65.26
1 6 03 25. 17 04 35.21 74.55
1 7 03 51.93 04 35.21 84.27
1 8 04 17. 72 04 35.21 93.64
2 1 01 43.47 04 34.83 37. 65
2 2 02 07.92 04 34.83 46.55
2 3 02 34.92 04 34.83 56.37
2 4 03 01.31 04 34.83 65.97
2 5 03 26.99 04 34.83 75.32
2 6 03 51.33 04 34. 83 84. 17
2 7 04 16. 46 04 34.83 93.32
3 1 02 07.84 04 33.98 46. 66
3 2 02 33. 15 04 33.98 55. 90
3 3 03 00. 01 04 33. 98 65. 70
3 4 03 26. 16 04 33.98 75.25
3 5 03 52. 79 04 33.98 84. 97
3 6 04 15. 12 04 33.98 93. 12
4 1 02 35. 16 04 33. 11 56.81
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4 2 03 01.80 04 33. 11 66.57
4 3 03 27. 45 04 33. 11 75.96
4 4 03 54. 02 04 33. 11 85. 69
4 5 04 20.53 04 33. 11 95.39
5 1 02 59. 12 04 32.23 65.80
5 2 03 26. 45 04 32.23 75.84
5 3 03 53.01 04 32.23 85. 59
5 4 04 19. 16 04 32.23 95.20
6 1 03 25.33 04 30.97 75.78
6 2 03 51. 72 04 30.97 85.52
6 3 04 18. 71 04 30.97 95.48
7 2 04 21. 69 04 29. 75 97.01
Table 27 presents the result of the tests for the ALU circuit. One more column is
added to allow the presentation of the number of replacements of the input (gate)
inserted column(s) by the input (gate) deleted column(s).
By the results presented in the table we can see that the Editor program allows
the deletion of a great number of inputs and gates in the circuit. The tests that were
done did not cover all the possible deletions that could be done in the circuit in a time
lower than the time necessary for recompilation of the circuit, but we can see by the
results that we are modifying a number of variables that is almost equal to 6% of the
number of gates of the circuit.
Table 28 presents the results obtained in the delete input and gate case for the

















1 1 00 25. 16 00 42.36 59.40
1 2 00 29. 78 00 42.36 70.30
1 3 00 32. 67 00 42. 36 77. 12
1 4 00 35. 98 00 42. 36 84. 94
1 5 00 40.51 00 42. 36 95. 63
2 1 00 30. 43 00 41.85 72.71
2 2 00 34. 99 00 41. 85 83. 61
2 3 00 39.00 00 41.85 93. 19
3 1 00 35.23 00 40. 12 87.81
3 2 00 39.89 00 40. 12 99.43
Also in this case some of the tests were not done, to decrease the number of tests
that were applied to the circuit. Even with a small number of tests we can see that the
system can delete a number of inputs and gates almost equal to 40% of the gates of



















1 1 1 01 58. 67 04 33.91 43. 32
1 1 2 02 22.03 04 33.91 51.85
1 1 3 02 49. 03 04 33.91 61. 71
1 1 4 03 14. 45 04 33. 91 70. 99
1 1 5 03 39. 72 04 33.91 80.22
1 1 6 04 05.33 04 33.91 89.57
1 1 7 04 30.86 04 33.91 98. 89
1 2 1 02 46.31 04 32.02 61. 14
1 2 2 03 01. 13 04 32.02 66.59
1 2 3 03 25.72 04 32.02 75. 63
1 2 4 03 50.21 04 32.02 84. 63
1. 2 5 04 16. 73 04 32.02 94. 38
1 3 1 02 56. 12 04 30.87 65.02
1 3 2 03 21.87 04 30. 87 74. 53
1 3 3 03 47. 89 04 30.87 84. 13
1 3 4 04 13.05 04 30.87 93.42
1 4 1 03 29.31 04 28. 71 77.89
1 4 2 03 56. 11 04 28. 71 87.87
1 4 3 04 22.42 04 28. 71 97. 66
1 5 1 04 06.03 04 27. 67 91.92
2 1 1 02 16.35 04 32.83 49.98
2 1 2 02 41.26 04 32.83 59. 11
2 1 3 03 06.99 04 32. 83 68. 54
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2 1 4 03 33.08 04 32.83 78. 10
2 1 5 03 59.23 04 32.83 87. 68
2 1 6 04 25.21 04 32.83 97o21
2 2 1 02 49.24 04 30. 85 62. 48
2 2 2 03 13.51 04 30.85 71.45
2 2 3 03 40.01 04 30.85 81.23
2 2 4 04 06.41 04 30. 85 90. 98
2 3 1 03 17.51 04 29.38 73.32
2 3 2 03 44. 65 04 29.38 83. 40
2 3 3 04 03.93 04 29.38 90.55
3 1 1 02 36.49 04 30. 72 57. 81
4 1 1 02 54.05 04 29.29 64. 63
5 1 1 03 11.93 04 27.94 71. 63
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VI. RECOMMENDATIONS, FURTHER WORK AND CONCLUSIONS
A. RECOMMENDATIONS
The Editor program and the compiler program were written in a way that tries to
make them as general as possible. However, due to the possibility that the number of
gates supported by the system might be increased, some attention need to be given to
the maintenance of both programs. Also the user needs to remember some points
when trying to use the compiler or editor program to simulate some digital circuit.
The first point to be remembered is about the usage of submodules in the
description of the circuit. When the user defines a circuit by using submodules, the
compiler program takes those submodules and expands them into lower levels to allow
the usage of gates that are already described in the library of the system. When the
system does this expansion it loses track of the submodules that were defined by the
user. If, after the compilation, the user tries to edit this circuit he/she cannot use the
submodules that were described before because the program will not be able to fmd
them. Instead, the user needs to defme the modifications by using the defmition of
gates in the system after the expansion. To do the description in this way the user
needs to verify how each variable was defmed by using the SYMT table, DESCT table
and INI table that were built by the system and saved in the user disk as files with the
extensions STB, DCT and INI, respectively.
Another point where the user needs to be careful when using the MultiSim
package is the insertion of gates or user defined primitives in the library of the system.
One of the enhancements done in the system by Kelly was the insertion of the
ADSTRUC command in the system( [Ref 8] ). This command will allow the user to
insert any circuit in the library as a user defmed circuit, but this insertion will not allow
the use of this circuit as a primitive from the library in the Editor program, because the
only part that was added to the system was the structural description of the circuit. In
this case when the user uses the new circuit in the description of a higher level circuit,
the compiler will not use the inserted circuit as a primitive and will expand it, to use
the characteristics of the lower level circuits that compose it. Because of this expansion
the same problem that was described in the previous paragraph will happen, and the
system will loose track of this new primitive, and the user cannot use it in the Editor
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program. The only possibility for the use of a user defined primitive in the system
without any restriction is the ADDLIB command (not implemented yet), that inserts
not only the structural description but also the block description of the circuit, and this
is the way that the primitives need to be described to be used without problems.
Because, until now, all the primitives that were defined in the system had 6 or
less inputs the programs were prepared to work with gates (or circuits) that have up to
10 inputs. To allow for a gate with a greater number of inputs to be supported by the
system, the following modifications need to be made to the programs:
1. In all the programs the description of the structure of the INI table needs to be
modified. This definition appears in the declaration STRUCT INP_NA]VIE and
the modification that needs to be done is the insertion of the room to allow a
greater number of inputs in the table. This insertion needs to be done after the
INP10[8] part of the description by putting the declaration CHAR INP11[8],
INP12[8], until there is room for all the inputs be placed in the table.
2. Since a great number of inputs could appear in the table the CKT subroutine in
the CADD program (Appendix A) needs to be modified to work with the new
number of inputs. This modification needs to be done in the part of the
subroutine that fills the places of the INI table when the compiler reads the
description of the gate.
3. In the compiler program and in the editor program the segments of code that
copy the INI table to a file and vice-versa need to be modified to allow a copy
of a table with more elements. Those parts are in the end of the main routine in
the compiler program (Appendix A) and in the beginning and in the end of the
main routine of the editor program (Appendix D).
4. The MDFYFAN subroutine of the editor program (Appendix D) needs to be
modified to allow the update of the fanload when the system works with gates
with more than 10 inputs.
5. The DELGATE subroutine of the editor program (Appendix D) needs to be
modified to allow the deletion and use of gates with more than 6 inputs.
6. The IDINP subroutine of the PRCMPl routines (Appendix E) needs to be
modified for the same reason that the CKT subroutine was modified in the
compiler program.
The points that were presented in this section are very important because if they
were not followed as presented the system will have problems in the future.
B. FURTHER WORK
Even \^ith the great improvements done to the MultiSimPC package with the
insertion of the Editor program, there are other improvements which could be made in
the system.
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The first improvement that needs to be made is the communications between the
user and the MultiSimPC. At this stage we cannot consider the system to be user
friendly, since the user needs to write two or more files, depending of the work, that
he/she wants to do and also the user needs to know all the VOHL syntax to describe
the circuits for compilation and editing. To improve the way that the system will be
used the system should be made into an interactive program, where the user calls a
program and the program asks him/her about the possible things that can be done with
the program and the user selects the segment that he/she wants. All the information
that the computer needs to perform the job will be asked of the user by the computer.
This is not a very difficult problem and was not implemented only because of the time
required for preparation of this thesis. However, this could be a great improvement in
the system because the user will not need to know the syntax and the meaning of the
several commands and will no longer need to write the files necessary for the
implementation of the circuit.
Another improvement that can be done in the system is the insertion of the
command ADDLIB in the system. As was explained before, the insertion of this
command will allow the insertion of user defined primitives in the library of the system
without any restriction with respect to the Editor program. In the [Ref 9] Kelly
presented all the directives to the insertion for the ADBLOCK command that will
insert the block description of the primitive in the system. If the ADBLOCK command
was implemented, the operations that are performed in it can be joined with the
operations done in the ADSTRUC command to generate the ADLIB command.
Another point that needs to be considered in the system is the design of a
graphic capability to take the circuits presented in the VOHL syntax and display them
in graphic form in the screen. This will certainly be a very difficult challenge to execute
but when ready it will greatly improve the versatility of the MultiSimPC package. A
possible solution for this improvement was presented by Kelly in the ( [Ref 9] ).
C. CONCLUSIONS
The results of the tests performed on the different circuits shows that the Editor
program could be a very good help in the debugging of digital circuits. As we can see
in the various tables presented in the last chapter, the program had good results in
each of the cases that it was designed to work with.
The results presented in that chapter can not be taken as a base for the time that
the system expends to modify a circuit with a specific number of gates. In general we
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cannot say that this program will not be advantageous to replace 10 gates in a circuit
with 142 gates just because in the ALU circuit the time to do this replacement with the
editor program was greater than the time needed for recompilation. This time will vary
from one circuit to another as a function of the different characteristics that are
inserted in the circuit. Even the same circuit could produce significant differences
between the times for edition. Suppose that we have a circuit with 142 gates where 130
of them are already initialized. Suppose now that we want to replace a gate in this
circuit, but the output of this gate was not initialized. In this case the system will not
need to work with the initialization file, since that variable did not appear in it, and
consequently it will need less time than the case where we want to replace a gate that is
already initialized and will need more work to complete the command.
The tests that were realized show the correct time for edition in the ALU and
TEST circuits only when they present the characteristics (initial values, modified delays
and printouts) that appear in the original description of the circuits (Appendix H and
Figure 1.2, respectively). A modification in any of those characteristics can drastically
modify both the time for compilation and the time for the edition of the circuit.
However, the important point is that the Editor program has the goal of help the
debugging of the design of digital circuits. After a circuit is designed and tested the
normal debugging is done by making small changes in the circuit and verifying the
effects of those changes in the behavior of the circuit. In this way the Editor program














































adds primitives to library
rise/fall delay handling
block delay reading routine
code generation for mode
delay matrix and mode gen.
single id parsing
finds symbol table index
finds symbol table index for
the given function name/ type '^1
updates the descriptor table */
(name and symbol table index)*/
finds primitive library index*/
update symbol table */
code gen. and fanld update */
(descriptor interconnections)*/
code generation for INPUTS */
declaration */
error message printing */
output error message */
error handling routine */
first pass for expand */
second pass for expand */
prints a file of keywords and */
tokens, separated by delimiters*/
finds type of a identifier */
reverses a string */
file copying routine */
copies everything but END token *
integer to ASCII routine */
expands the primitive in ckt */
substitutes the func ' s code */
one to one correspondence for*/
actual and formal parameters */
scans one line of ckt desc.
search a delimiter or toknn
tacks a number to an id
sub module handling routine
advances to next line
converts input name to number*/








char name [8] ;


























name = name of id
descno = descriptor number
funcno = primitive lib index
fanld = actual circuit load
despos = descriptor spaces on file
delpos = delay spaces on file
ini_num = initialization order
pri_num = printout order
pri_val = # characters in variable
/* table containing function
/* names (type names) and their
/* symbol table indexes
/* table containing function
/* names/types and associated



















char nam [81 ;
char nam2[8] ;
int numpar, outp ;














































numpar = no. of parameters
for the function
outp = # of outputs
/* stack for errors in one line
/* nm = name of unexpected id
/* errno = error number
/* expand table
/* fnum = prim lib index
/* this holds system-generated
/* expansion requests
*/
/* each of these nodes will contain a module */
/* specified in the USING parameter list */
/* this indicates whether used or not */
holds all the inputs for each gate
iname = name of the variable
inp_num = # of inputs in the gate
inpl to inplO = inputs for the gate
/* ifin = termination of the table 7
holds all the information about the
gates that have modified delays
mdx = index of the table
dsc_nb = descriptor number
typ_ num = type of modification
num_ipt = gate's input to be modified */
num_opt = gate's output to be modified*/





































k errtfS] ; /* max of 5 errors per line
expt[30] ; /* max 30 expansion requests
typelist 'maxprim] [81 ; /* table or module replacements*/
















/* number of system expand reqs */
/* line index for swaplist */
indicates whether all of this*/
is necessary or not */
marks occurrance of SWAPLIN */









int delimiter, bb. skip
set if cell is to be added to*/
primitive library */
error table pointer (count)
for one line,
delay matrix count
delimiter = delimiter type
bb = buff[80] index (line)
int rdmat[maxouts] [maxouts] , fdmat[maxouts' [maxouts]






int toknn, err_count ;
int desc_no , sym_count,











int features [maxprim] [2]
j-k err_count = error count
*/
symid ; /'^ desc no = desc. count*/
/* descriptor table indices */
'"^ dptr = descriptor table cnt
normtable count
expand table count
# of MODULES in user program
poutcount used for debugging

















determines whether a ' ) ' causes*/
a linefeed or not (default=no)*/
prim_count = # of primitives */






/* number of inputs and outputs
/*(used to add a new primitive)
/* first field describes the type of
/* descriptions available;
-1 -> empty -> block only
1 -> struc only 2 ->block & struc */
second field indicates primitive level














, savbuf[8l, buff [80] ;_ /**buff ='l line **/
added to the user
marks completion o s£ruc expansion*/












s definition in/* in/out stack = inputs/outputs from primitive .
/* library, inl/outl = calling inputs/outputs (user program)
/* in2/out2 = inputs/outputs of each line in primitive's desc.
char typstack[maxouts] [8] ;/* types of primitive to be expanded
int typcount ;











int incount , outcount ;
int inlcount, outlcount, in2count, out2count ;
int outorder, inorder ;
int count ; /* for printing on the file */
char savfunc[8], userprg[8] ;
inf ft- nrrnrann«a . j^k occurance = # of times call to





number of items in hashtable
*/
*/










/* pointer to input data file
/* pointer to STRUCT library
/* pointer to modified STRUC library
/* pointer to user STRUC description
/* pointer to expanded file PIEXP
/* pointer to temp file
/* pointer to library





































pointer to expanded circuit SCR2
read pointer to input data file
circuit description for simulator
symt table stored for edition
desct table stored for edition
nort table stored for edition
input table stored for edition
delay table of the descriptors
modified delay file for simulation*/
initialization file for simulation*/
descriptor file for simulation */
default delay file for simulation */































for (i=l; i<100; i++)
hashtable[i] = -1;
/* PRIMITIVES SUPPORTED-
for (i = 0; i < maxprim; i = i + 1)
/* always assume we're compiling */






.normld = 1 ;







/* initialize primitives */
/* primcount may change, but */
/* we need a copy of its */
/* starting value */
/'
for (i = 0; i < maxsym;
INITIALIZE "
/* initialize SYMT table













































(i = 0; i < 20 ; i = i + 1)
exptfi] .fnum = -1 ,
for (i=0; i<20; i++)
or (j=0; j<8; j++)
swaplist[i] [j] .used=0;
for (i=0; i<maxprim; i++)
/'



























































































































/* set USING parameter lists */
/* to EMPTY */
/* set type list to empty */
/* used to replace modules*/
/* marks each ckt line "^1
/* to be examined for swaps'^/




/' error count for one line */
/* error count for program 7
err_ptr = -1 ;
err_count = ;
expcount = ;
printf ("Opening the circuit descriptor file... \n");
for (i=0; i<maxprim; i++) /* initialize the append table */















if ( (no_compilation==l) && (add_flag==l)
)
/* count the # of MODULES */
/* the "stripped" file */
/* strip off the END keyword */




/* yes, add the modules without compiling*/
'r");







printf ("Files are restored. Multimodule expansion begins. \n")
;
/* EXPANSION */
firstpO ; /* first pass, determine any expansion requests, */
/* copy user prog to "pll"
/* (now we're back to













































/* put each request on expand table (expt)
any expansions handled m here
/* copy pll to INFILE */
*/
*/
/* copy INFILE to OUTFILE
/* but leave OUTFILE open
*/
*/
/* count the # of MODULES */
/* handle any struc-only prims */
copy this file back to pll */
/* and expand the struc-only prims */












tp = fopen("d:prnt" ,"w")
fopen("d:pll","r");
= fopen("d:modf","w'')r











and take care of any modules
that struc_expand() added
any USINGS to deal with# */
if so, make the substitutions
*/
/* expanded user program */
/* initialize compiler vars */
/* desctable count
/* norm table count
/* symble table entries count */
/* descriptor count
/* symbol table index
*/
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matcount = ; /* delay matrix count */
index = ;
indexl = ;
ord_pri = 1 ;
ord_ini = 1 ;
filecount = ;
act_val = ;
/* PARSING AND CODE GENERATION */
/* Recursive descent parsing is used . STD scheme is used for */
/* code generation. BNF is as follows. */
/* */
/* <COMPILE> => <MOD> <INP> <OUT> <TyP> { <CKT> } <DEF> <INI> <PRI>*/
/* Non- terminals are defined in their respective sub-programs */
COMPILER) :
fclose (rp)
/* save all tables
sy = fopen ("d:symtable" ,"w")
fprintf (sy," ld\n" ,sym_count)
j















d ' d" ,symt



























fprintf (de," ]s ]d\n" ,desct[i] .fun,desct[i] .dnum)
;
fclose(de) ;
nm = fopen ("d:nortable" ,"w") ;
fprintf (nm," ]d\n" ,normcount)
for (i=0;i<normcount;i++)
fprintf (nm," ]s ]d\n" ,nort[i] .nom,nort[i] .nmld)
;
fclose (nm)
for (i = 0; i < inum; i++)
inptab[il .ifin = 1 ;
ip = fopen ("d:inptable","w") ;
fprintf(ip," ]d\n^' ,inum) ;
for (i=0;i<inum;i++)








fprintf (ip," " s
fprintf (ip," " s
fprintf (ip," " s
fprintf (ip," ' s
}
fprintf (ip.
















if (err_count != 0)
error(26) ;
else





/* no errors encountered message
/* END OF MAIN PROGRAM */
* COMPILE SUBROUTINE *
* *
/*--- '--MAIN PARSING ROUTINE FOR 1 MODULE */
/* Recursive descent parser. Syntax directed translation (SDT) */
/* scheme is used for code generation. BNF is as follows */
/* */
/* <COMPILE> => <MOD> <INP> <OUT> <TYP> { <CKT> } <DEF> <INI> <PRI>*/





































/* call to MODULE parsing routine */
/* call to INPUTS parsing routine */
/* call to OUTPUTS parsing routine */
/* call to TYPES parsing routine
/* ' {
' parsing
/* Circuit interconnections parsing */
/* ' } ' taken care of in CKT */


































/* perform additions to primitive library */
} */*-- END COMPILE */
k *
* MOD SUBROUTINE *
* -k






/* ADD and MODULE parsing */
/* module name
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/* END MOD */
* INP SUBROUTINE *
/* <INP> => INPUTS <delimiter> <IDSTRING> */
INP()
{
parseid(l) ; /* INPUTS parsing */
IDSTRING(O) ; /* input names */
/* END INP */
* OUT SUBROUTINE *
* *
*****************************************************************
/* <OUT> => OUTPUTS <delimiter> <IDSTRING> */
OUT()
{
parseid(2) ; /* OUTPUTS parsing */
IDSTRING(-l) ; /* -1 = outputs code for sym tab */
/^ END OUT */
/*****************************************************************
* *
* TYP SUBROUTINE *
* *
*****************************************************************/
/* <TYP> => TYPES <delimiter> <T> */
/* <T> => <PRIMTYPE> 1 <INT TYPE> | ; */
/* <PRIMTYPE> => <PRIMITIVE> = <IDSTRING> */
/* <INT TYPE> => INTERNALS = <IDSTRING> */
/* '{' parsing is covered in this routine */
TYP()
{
parseid(3) ; /* TYPES parsing */
while (1) /* <T> expansion */
getid(rp,4n ;
find_token() ;
if (toknn ==4) /* if ' { ' found, then quit */
skip = 1 ;
break ; /* no types declared */
if (toknn == 8) /* <INT. TYPE> expansion */
IDSTRING(-2) ; /* -2 = code for internals */
else /* TYPES expansion */
findprim() ; /* <PRIMTYPE> expansion */
if (primid >= prim_count)
error(30) ; /* undefined function */
IDSTRING (primid) ;
} /* end TYPES */
} /* end while 1 */
) /* end function*//* END TYP - •
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/* 41 = missing { error */
* *
* IDSTRING SUBROUTINE *
* *
/* <IDSTRING> => id ; | <IDSTRING> id , */
IDSTRING (code) /* code = for inputs, -1 for outputs */
{ /* -2 for internals */
int i ;
while (delimiter != 2) /* delimiter = ; */
parseid(maxkey) ; /* name */
update (code) ; /* update symbol table */
/* code = for input */
if (code == )
/* -1 for output */
/* prim # for TYPE */
act_val = act_val + 1 ;
code_input(desc_no) ; /* input code gen.
i = sym_count - 1 ;
symtfi] .despos = 11 ;
symt[ij .delpos = ;
if (code <= )








/* <CKT> => <IDSERIES> = <PRIM> ( <IDSERIES> ) ; <CKT> | */
/* <IDSERIES> = <PRIM> ( <IDSERIES> ); */




, i ; /* number of output parameters






/* savid[J saves symbol table indexes while savn[] saves desc. */
/* numbers for output list names */
end = ;
while (end ==0)
{/*---- <IDSERIES> for outputs */
outpar = -1 ;
while (1)
{




if (toknn == S) /* if } found, end compilation */
end = 1 ;
break ;
}
if (toknn < maxkey) /* left hand side should not be a keyw.*/
error(25) ;
outpar = outpar + 1 ;
findprim() ;
if (primid < prim_count)
error (25) ; ~ /* output name is a keyword */
findidO ; /* find the symbol table index */
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= J) /* sort the SYMT table
strcpy(temporary.name , symt [i] .name)
;
temporary. descno = symt"i] .descno ;
temporary. funcno = symt[ij .funcno ;
temporary .fanld = symt[i] .fanld ;
temporary. despos = symtfi] .despos ;
temporary. delpos = symt[i] .delpos ;








.descno = symtTjl .descno
.funcno = symt M J . funcno
.fanld = symt[i J .fanld











.descno = temporary. descno
.funcno = temporary. funcno
.fanld = temporary. fanld
y_ .despos = temporary. despos
}
^^. delpos = temporary. delpos
symid' = j ;
+ 1act val = act_val
if Xsymid >= 0)
savid[outpar] = symid
/* save output indices in an array */
]
savn[outpar] = symt [symid] .descno
}
valact = savid[0] ;
if (delimiter == 4) /*
break ;
else
if (delimiter != 1)
error(31) ; /*
'=' should follow the output names */
'
,
' expected after each name
end while <IDSERIES> for outputs
if (end == 1)
break ;
/* if ' } ' found quit */
getid(rp,33) ;
if (delimiter != 6)
error(29) ;




' should follow function name
{
if (outpar > 0) /* if # of outputs > 1, connect exten-
{ /* sion pointers,
for (j = 0; j < outpar; j = j + 1)
J
}
fprintf(tc, " 1 Id 15 Id", savn
fprintf(tc, " 1 ]d 16 ]d", savn_
symt [valact] .despos = symt [valact]






if (primid >= prim_count)
findidO ; /* function name is a type */
primid = symt [ symid] . funcno ;
inptab[inum] .inp_num = primt [primid] .numpar ;
if (err_count == 0)
fprintf(tc," 33 ]d ]d" ,savn[01
,
primid) ;





if (primtfprimid] .outp != (outpar+1))
error(35; ; /* # of outputs should be as in table
for(j =0; j <= outpar; j = j + 1; /* update symbol table
syint[ (savid[j] )] .funcno = primid
updesct(token_Duf , savid[jj) ;
/* and desc table
fwdp =
<IDSERIES> for inputs
/* number of inputssavpar = primt [primid] .numpar
savmp = ;
savprim = primid ,-
strcpy(savbuf , token_buf) ; /* save function name/ type */













/* parameter of function
}
s trcpy ( inptab [ inum
break;
s trcpy ( inptab [ inum
break;
s trcpy ( inp tab [ inum
break;
s trcpy ( inptab [ inum
break;
s trcpy ( inptab [ inum
break;
s trcpy ( inptab [ inum
break;
s trcpy ( inptab [ inum
break;
s trcpy ( inptab [ inum
break;
s trcpy ( inptab [ inum
break;
s trcpy ( inptab [ inum
break;
. inpl , token_buf
)
. inp2 , token_buf
. inp3 , token_buf
. inp4 , token_buf
. inp5 , token_buf
. inp6 , token_buf
. inp7 , token_buf
. inp8 , token_buf
. inp9 , token_buf
. inp 10 , token_buf )
;
savinp = savinp + 1 ;
findidO ; /* find parameter's location in the
connect (0,savn, fwdp) ;/* generate code and update fanld
if (savpar == 1)
if (delimiter != 5)
error(32) ;
savpar = savpar - 1
if (savpar != 0)






expected after first parameter
get next argument
s trcpy ( inptab [ inum] . inpl , token_buf
break;
case 1 : s trcpy ( inptab [ inum] .inp2,token_buf)
break;
case 2 : s trcpy ( inptab [ inum] .inp3,token_buf)
break;
case 3 : strcpy( inptab [ inum] .inp4,token_buf)
break;
case 4 : strcpy ( inptab [ inum] .inp5, token_buf)
break;









case 6 : strcpy(inptab[inum] .inp7, token_buf )
;
break;
case 7 : strcpy(inptab[inum] .inp8, token_buf )
break;
case 8 : strcpy(inptab[inum] .inp9, token_buf )
break;
case 9 : strcpy(inptab[inum] .inplO, token_buf )
;
break;
savinp = savinp + 1 ;
if (savpar > 1;




if (delimiter 1= 5)
error(32) ; /* ) expected after last arg. */
findidO ; /* find symbol table index for the */
/* input name */
connect(l,savn,fwdp) ; /* generate code and update fanld */
savpar = savpar - 1 ;
fwdp = fwdp + 1 ;
if (outpar > 0) /* multioutput case */
outpar = outpar - 1 ;
else
if (savpar != 0) /* multiinput case */
fprintf(tc," 1 Id 15 Id" ,savn[fwdp - 11, desc no) ;
fprintf{tc," 1 Jd 16 jd",desc no, savn[rwdp-lj) ;
symt[valact] .despos = symt[valact] .despos + 8 ;
fadvance (tc, 8) ;
savn[fwdp] = desc_no ;
desc no = descno + 1 ;
,' "
} /* end if */
} /* end of <IDSERIES> for inputs */
mum = inum + 1
;
} /* end while end = • */
} /* end <CKT> */
r- - END CKT */
* CONNECT SUBROUTINE *
* *
/* Circular list generation for the circuit. Previous list is */
/* broken and new circular loop is made. */
connect ( f , savn , fwdp
)
int f ; /* f is or 1 */
int savn[], fwdp ; /* savn has desc # of output names */
mt 1 ;
if (err count ==0)
{
/* update fanld */
for (i = 0; i < normcount; i = i + 1) /* find name in nort */
if (strcmp(nort[i] .nom,savbuf ) == 0)
break;
if (i < normcount) /* if over ride is used for norm load */
symt[symid] .fanld = symt[symidl .fanld + nort[i].nmld ;
else /* use default value from prim, lib */









2 Id", symtrsymidl .descno)
3 Jd", symt[syniidj .descno)
'* save current po
Jf"'
inter from the input
symt[symidl .descno, savn[fwdp]) ;d 8
d 9*]i",'savn[^w^p]'T'fy";
d 12 ]d", savn[fwdp], f) ;
/* complete the C-list
11' Id", symt[sYmid] .^descno, f )
;
fprintf (tc," \n");
symt[valact] .aespos = symt[valact] .despos + 20
filecount = ;
/
} /* end connect 7
•END CONNECT */
* *
* DEFINE SUBROUTINE *
/* <DEF> => <PRIMID> : <DEFINITIONS>
/* <DEFINITIONS> => RISEDELAY(num, num) = num
/* FALLDELAY(num, num) = num
/* FANOUT = num
/* NORMLOAD = num
/* OVERLOAD = num
/* TECHNOLOGY = <TECHTYPE>
/* <TECH TYPE> = TTL | NMOS | CMOS 1 ECL
DEF()
{
int j, num, savtoken ;
















del_tab[indexl] .val = :
strcpy(savbuf , token_buf ) ;/*
findprim() ;
if ( primid >= prim_count)
findid () ;
primid = symt[symid] .funcno
function name or type
if token = 'INITIALIZE
































?or (j = 13; j <= 16;
130
/* TECHNOLOGY = --




if (strcmp(token_buf , keyword[j]) == 0)
break ;
}
if (j > 16)
error(36) ; /* undefined technol.*/
else
techl = j ;
break ;
case 17: getid(rp,33) ;/* FANOUT - get value of para.*/
fanl = atoi(token_buf) ; /* ASCII to integer */
break ;
case 18: break ; /* normload handled in first pass */
case 19: getid(rp,33) ;
overl = atoi(token_buf ) ;/* value of overld */
break ;
~
default: error (36) ; /* syntax error message */
} /* end switch */
} /* while ; each DEFINE ends with ' ; ' */
j-k generate code for mode-
if (err count == 0)
{
lim = Or
while (lim < dptr)
finddesc(savbuf ) ;
if (lim > dptr)
break ;
num = symtfdescid] .fanld ;












indexl' .num_opt = 0;
cmo3e(num, fanl, overl, techl)
index = index + 1 ;




} /* end while (1) */
} /* end DEFINE *//* END DEFINE - */
* *
* CMODE SUBROUTINE *
/* Code generator for mode. Code is generated only if mode != */
cmode(num, fanl, overl, techl)
int num, fanl, overl, techl ;
if (num <= (fanl + overl))
if (techl == 16)
fprintf(td," 1 ]d 6 2", symt[descid] .descno) ;
else
fprintf(td," 1 ]d 6 1", symt[descid] .descno) ;
else
if (techl == 16)
fprintf(td," 1 ]d 6 3", symt[descid] .descno) ;
else





del_tabrindexll .dsc_nb = symtrdescid] .descno
;
del tab[indexlj .val = del_tab[indexlj .val + 4
I 7* end CMODE */ END CMODE- 7
* RFDEL SUBROUTINE *
/* code generator for the delay modifications
rfdel(nl)
int nl ;
int pari, par2, parml, parm2, num, savparl, savpar2, inp
if (delimiter != 6)
error(29) ; /* ' ( ' expected after RD, FD
getid(rp,33) ;




if (pari > parml)
error(39) ;





if (par2 > parm2)
error(40) ;





savparl = pari ;
savpar2 = par2 ;
lim = ;













value of rise delay
/* save first index








lim = lim + parm2 - 1
if (lim > dptr)
break
generate code for all*/
lescs._ using name in */
/* savbuf
.dsc_nb = symt[descid] .descno
.num_ipt = savparl;
num opt = savpar2;
/* lim is incremented by # of outputs*/
/* desctable has successive entries */
/* for multi-output descriptors */
fadvance (tm, 2)
if (pari > 1)
{
fprintf(tm," 6 ]d",symt[descid] .descno)
;
/* first access desc. 7
d*el_tab [ indexl] .vai = del tab [ indexl] .val + 2
del tab 'indexl' .indx = inHex;
if Tnl == 0)
de l_tab[ indexl ] .typ_num = 10 ;
else
del_tab I" indexl ] .typ_nura = 11 ;
pari = pari - z ;




del_tab[ indexl] .val = del_tab[ indexl] .val + 1
fadvance(tm,l) ;
pari = pari - 2 ;
/* if pari > 1 */
/* if pari = 1 V
fprintf(tm," 4 ]d",symt[descid] .descno)
;
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Adel_tab[indexl] .val = del tab[indexl] .val + 2 ;
del tabrindexlj .indx = index;
if Tnl == 0}
del_tab[indexl] .typ_num = 10 ;
else
del_tab[indexl] . typ_num = 11 ;
inp = savparl ] 2 ; /* even or odd pari */
if (par2 == 0)
fprintf(tm," 5 ]d Id", ((2+nl) + 2*inp) , num) ;
del_tab[indexl] .val = del_tabLindexl] .val + 3 ;
else /* multi-output case */
par2 = par2 - 1 ;
fprintfTtm," 8 ") :
del_tabfindexll .val = del tab[indexl] .val + 1 ;
del tab[indexl" .indx = index;
if Tnl == 0)
del_tab[indexl] . typ_nuin = 10 ;
else
de l_tab [ indexl ] . typ_num =11;
fadvance(tm,3) ;
while (par2 > 0)
fprintf(tm," 9 ") ;
del_tab[ indexl] .val = del_tab[ indexl] .val + 1 ;
fadvance(tm,l) ;
par2 = par2 - 1 ;
if (inp == 0)
if (nl == 0)
{
fprintf(tm," 10 ]d",num) ;
del_tab[ indexl] .val = del_tab[ indexl] .val + 2
;
else
fprintf(tm," 11 ]d",num) ;
del_tab[ indexl] .val = del_tab[ indexl] .val + 2
;
else
if (nl == 0)
{
fprintf(tm," 12 ]d",num) ;
del_tab[ indexl] .val = del_tab[ indexl] .val + 2
else
fprintf(tm," 13 ]d",num) ;




pari = savparl ;
par2 = savpar2 ;
index = index + 1 ;
indexl = indexl + 1 ;
}
/* end RFDEL */
END RFDEL— •
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* MATGEN SUBROUTINE *
* *
/* Also generates default mode values for all functions involved */
matgenO
int pari, par2, i, j, k, 1, m, n ;
int num, f1 , ol , tl ;
char s[8]
;
/* - DEFAULT MODE GENERATION-
for (i = 0; i < sym_count; i = i + 1)
V
if (symt[i] .descno >= 0)
if (symt[i] .funcno > 0)










ol = primt [( symt 'i" .funcno
tl = primt (symtlil .funcno
if (num > fl)
{
cmode(num, fl, ol, tl) ;
symt[i] .delpos = symt[ij .delpos + 4 ;
/'* if non zero mode */
i = ;
while ( i < dptr)
i = symtrdesctfi
K = symt[desct[i
DEFAULT DELAYS AND MATRIX STRUCTURE-





/* descriptor number */
/* function number */
strcpy^s. primt [kl.nam2) ; /* s contains name of function */
bdreaa(s) ,- /* read block delays for s in rd/fdmat */
if (k >= 0) /* if not input or types etc.*/
pari = primtfkl .numpar ;
par2 = primt fk] .outp ;
1 = i + par2 - 1 ;
/* pari = number of inputs, par2 = number of outputs *.
for (1=1; 1 <= pari; 1=1+2) /* vertical scanning */
if (1 > 2)
{
if (1 > 4)
{
fprintf(td " 7 ");







fprintf(td " 6 ]d",j) ;
symt [n] .delpos = symt [n] .delpos + 2 ;
/* inputs = 1 or 2 */
fprintf(td " 4 ]d",j) ;
symt [n] .delpos = symt [n] .delpos + 2 ;
fadvance(td,2)
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/* code for block delays */
if (rdmat[l-l][0] != -1)
fprintf(td " 5 2 ]d" ,rdmat[l-l] [0] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if (fdmat[l-l][0] != -1)
fprintf(td " 5 3 ]d" ,fdmat[l-l] [0] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if ((1+1) <= pari)
if (rdmat[l][0] != -1)
fprintf(td," 5 '4 ]d" ,rdinat[l] [0] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if (fdmat[l][0] != -1)
fprintf(td," 5 5 ]d" ,fdmat[l] [0] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
}
^
fadvance(td,12) ;/* :.-:-.:-: */
for (m = 2; m <= par2 ; m = tn + 1)
if (m == 2)
{
fprintf(td," 14 ]d" ,matcount) ;
symt[n] .delpos = symt[n] .delpos + 2 ; .
matcount = matcount + 1 ;
else /* if number of outputs > 2 */
fprintf(td, " 15 ]d ]d", matcount - 1, matcount) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
matcount = matcount + 1 ;
}
fadvance(td,3) ;
/* code for block delays */
if (rdmat[l-l] [m-1] != -1)
fprintf(td," 16 ]d ]d" ,matcount-l, rdmat[l-l] [m-1] )
;
symt[n] .delpos = symt[n] .delpos + 3 ;
if (fdmat[l-l] [m-1] != -1)
fprintf(td " 17 ]d ]d" ,matcount-l,fdmat[l-l] [m-1] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if ((1+1) <= pari)
if (rdmat[l] [m-1] != -1)
fprintf(td " 18 ]d ]d" ,matcount-l,rdmat[l] [m-1] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if (fdmat[l][m-l] != -1)
fprintf(td " 19 ]d ]d" ,matcount-l,fdmat[l] [m-1] ) ;






} /* end for m = -- */
\ /* end for 1 = — */
/* end if k >= */
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i = i + 1 ;
} /* end for i = — */
} /* end matgen *//* END MATGEN */
/*****************************************************************
k *
* BDREAD SUBROUTINE *
* -k
k*kk*kkk*kkkkkkkkkkkkkkk**kkkkk*kkkkkkkk*kkkk*kkiKkkkk-k-k-k-kiK-k-kk-k-k-kk/




. .int 1, 3, numl, x, y, w, z, il ;
FILE *rl ;
char p[8] ;
rl = fopen("d:bldel"/'r") ; /* block delay file */
/* initialize delay matrix to -1 */
for (i = 0; i < maxouts; i = i + 1)
for (j =0; j < maxouts ; j = j + 1)
rdmatfi] Ml = -1 ;
fdmatri' 'j" = -1 ;
/*--. ,
— read default block delays */
fscanf(rl,"]s",p) ;
while (strcmp(p,''END") != 0)
fscanf(rl,"]d",&numl) ;
for (il = 1; il <= numl; il = il + 1)
fscanf(rl,"]d Id ]d ld",&x, &y, &w, &z) ;
if (strcmp(p,s) == O)
rdmat[xl [yl = w ;
fdmat[xj [yj = z ;
}




1/* END BDREAD */
* INI SUBROUTINE *
/* <INI> => INITIALIZE : <INITSTRING> */
/* <INITSTRING> => id = num , <INITSTRING> 1 id = num ; */
INK)
int flag ;
flag = ; /* begint[0] = NULL indicator */
if (skip != 1)
parseid(6)
;
while (delimiter != 2) /* INITIALIZE ends with ';' */
parseid(maxkey) ;
if (delimiter != 4) /* '=' expected after the name */
error(27) ;
findidO ; /* symbol table index */
symt[symid] .ini_num = ord_ini ;
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ord ini = ord_ini + 1 ;
getld(rp,43) ; /* initialization value */
if (err count == 0)
{
fprintf(ti," 20") ;




/* allocate storage for tstack */
fprintf(ti," 23 24 25") ;
/* generate code */
fprintf(ti," 26 Id", symt[symid] .descno) ;
fprintf(ti," 27 Js" , token_buf ) ;
flag = 1 ;
fadvance (ti, 6) ;
/* END INI */
* PRI SUBROUTINE *
/* <PRI> => PRINTOUT : <IDSTRING> */
PRIO
int i^ j ;
parseidl?) ;
1 = 0;
while (delimiter != 2) /* PRINTOUT ends with ';• */
?arseid(maxkey) ;
indidO ;
symt[symid] .pri_num = ord_pri ;
if (err count ==0)
{
for (j = 0; j <= 7 ; j = j + 1 )
if (token_buf[j] == '\0')
break ;
else
fprintf(tp," 28 ]d ]d ]c",i, j , token_buf [j] )
;
val_prt = val ort + 1 ;
fadvance (tp, 4) ;
}
^
symt[symid] .pri_val = val_prt ;
ord_pri = ord_pri + 1 ;
valj)rt = ;
fprintf(tp," 29 ]d ]d" ,i,symt[symid] .descno) ;
fadvance(tp,3) ;
i = i + 1 ;
fprintf(tp," 30 31 ]d 32", i) ;
radvance(tp,4) ;
/* END PRI */
* *
* STRCPY SUBROUTINE *
/* copies one string in another */
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strcpy(s,t)
char *s, *t ;
while (*s++ = *t++)
/* copies s = t */
/' END STRCPY-
* STRCMP SUBROUTINE *
/* returns zero if string s is equal to string t . */
strcmp(s, t)






if (s[i++l == '\0')
return (0) ;




* GETID SUBROUTINE *
* *
*****************************************************************/
/* finds the next id in the user file */
getid(rx, ernm) /* finds the next id and returns it in token_buf */
int ernm ; /* error number in case of EOF */
FILE *rx ;
{.
mt 1 , c, flag ;
flag = ;





buff [5b] = c ;
bb = bb + 1 ;









* flag = 1 whe
reac
n some non blank char is
into token buffer
/* buff is the 80 character buffer for */
/* printing the entire line after it is */
























case '\n': if (flag == 1) /* flag = 1 indicates that */
delimiter = 7 ; /* some non blank character*/
buff[bb-l] = '\0
/* was read into token_buf */
/* output errors in the */
outerrorO ; /* line if any. */
bb = ; /* initialize line buff */
case EOF : printf ("] -s\n" ,buff ) ;
error(ernm) ;
error(33) ; /* EOF error */
outerrorO ;
exit(O) ; /* abort the program */
break ;
default : flag = 1 ;
delimiter = ;
if (delimiter == )
{
if (i <= 6 )
{
token_buf[i] = c ;
i = i + 1 ;
token_buf[i] = '\0' ;
/* ---END GETID - */
* FIND TOKEN SUBROUTINE *
/* Token = maxkey if a nonkeyword name is encountered else it is */





for (i = 0; i < maxkey; i = i + 1) /* sequential search */
if (strcmp (token_buf ,keyword[i] ) == )
break ;
toknn = i ; /* token = maxkey, if match is not found '^1
r END FIND.TOKEN */
* PARSEID SUBROUTINE *
k k
/* find the next identifier number */
parseid(i)
int i ; /* i = token number to be compared to */
getid (rp,33) ; /* find the next identifier */
tind_token() ; /* find token number */
if (toknn == maxkey) /* check if name != function*/
findprim() ;
if (primid < prim_count)
error (25) ; /* keyword found */
if (toknn != i) /* identifier of type 'i' */
error(i)
; /* expected. */
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/* END PARSEID */
/************llf****************** A5tA*******************************
* *
* FINDID SUBROUTINE *
* *
*****************************************************************/
/* finds the syit±)ol table index. An error message is generated if*/
/* the name does not exist */
findidO
int i ;
for (i = 0; i < sym_count; i = i + 1)
if ( strcmp(token_buf ,symt[i] .name) == 0)
break ;
if (i == sym_count) /* name not found in the symbol table */
error(28) ; /* undeclared name */
symid = -1 ;
]
else
symid = i ;
/^ END FINDID */
/*****************************************************************
* *
* FINDDESC SUBROUTINE *
* *
*****************************************************************/
/* This routine is used in conjunction with the DEFINE parsing to*/
/* update all descriptors using the name in sbuf with the decl- */
/* ared parameters. */
finddesc(sbuf
)
char sbuf [8] ;
mt 1 ;
for (i = lim; i < dptr; i = i + 1)
if (strcmp(sbuf ,desct[i] .fun) == 0)
break ;
lim = i + 1 ;
descid = desctfi] .dnum ;
}
/* . END FINDDESC - */
/*****************************************************************
* *
* UPDESCT SUBROUTINE *
* *
*****************************************************************/
/* This routine updates the descriptor table. */





strcpy(desct [dptr] .fun, s) ;
descttaptr] .dnum = num ;
dptr = dptr + 1 ;
/^ END UPDESCT *//*****************************************************************
* *




/* finds the primitive index */
findprimO
int i ;
for (i = 0; i < prim count j i = i + 1)
if ( strcmp(token_5uf ,primt[i] .nam2) == 0)
break ;
primid = i ;
/* END FINDPRIM */




/* This routine updates the symbol table. sym_count = symbol */
/* table index , desc_no = descriptor number, */




symtrsym_count] .descno = desc_no ;
symt[sym_count] .funcno = typ ;
strcpy(symt[sym_count] .name, token_buf) ;
del_taD[sym_count] .dsc_nb = desc_no ;
sym_count = sym_count + 1 ;
/* END UPDATE */
* *
* CODE INPUT SUBROUTINE *
/* put the code for the input in the DCF file */
code^input(i)
int I ; /* i = desc_no */
mt j;
if Terr count == 0)
{
fprintf(tc/' 33 Id 0",i) ;j=hashf (token_buf )
;
fprintf(tc," 1 ]d ]d",i, j) ;
/* parameters and 1 contain the input line name ^f




/*-- END CODE_INPUT --- — */
* ERRMESSAGE SUBROUTINE *
* *
/* generates the error message */
errmessage(i)
int i ; /* i = error number */
I , /* err_ptr = global indicating error table index */
printf(" ERROR ") ;
switch(i)





case 1 : printfC"
break ;
case 2 : printf("
break ;
case 3 : printfC"
break ;
case 4 : printfC"
break ;
case 5 : printfC"
break ;
case 6 : printfC"
break ;
case 7 : printfC"
break ;





































'INPUTS' expected, ]s found\n"
,
errt[err_ptr] .nm) ;
'OUTPUTS' expected, ]s found\n"
,
errt[err_ptrj .nm) ;
'TYPES' expected. ]s found\n"
,
errt[err_ptr] .nm) ;
'{' expected. ]s found\n"
,
errt[err_ptrj .nm) ;
'}' expected. ]s found\n"
errt[err_ptrj .nm) ;
'INITIALIZE' expected, ]s found\n"
,
errt[err_ptr] .nm) ;
'PRINTOUT' expected, ]s found\n"
,
errt[err_ptr] .nm) ;
'DEFINE' expected, found ,]s \n"
,errt[err_ptr] .nm) ;
name ]s is a keyword\n",
errt[err_ptr] .nm) ;









'C' expected after ]s\n",
errt[err_ptr] .nm) ;
]s is undefined function\n",
errt[err_ptr] .nm) ;
',' expected after ]s\n",
errt[err_ptr] .nm) ;




incorrect # of args. on LHS ]s\n"
,
errt[err_ptr] .nm) ;
in syntax, ]s unrecognized \n"
,
errtterr_ptr] .nm) ;
count = 10, >>Compilation discontinued\n")
;
= 0, ***END OF COMPILATION***\n") ;
1st DELAY index is > lim\n");





case 43: printf(" missing ';'\n") ;
break ;
case 44: printf(" undefined function\n") ;
break ;
case 45: printf(" missing TYPES\n") ;
breaks-
case 46: printfC missing }\n") ;
break ;
case 47: printf(" missing ')'\n");
break;
case 48: printf(" missing DEFINE\n");
break ;
case 49: printf(" incorrect # of input arguments in call\n");
break ;
case 50: printf(" incorrect # of out arguments in call\n");
break ;
}
err count = err_count + 1 ;






* OUTERROR SUBROUTINE *
/* This routine outputs all errors encountered in a line after */






while (err_ptr >= 0) /* if error count for a line is > */
{ /* print all errors encountered */
errmessage(errt[i] .errno) ;
i = i + 1 ;
err_ptr = err_ptr - 1 ;
}
/* END OUTERROR */
* ERROR SUBROUTINE *
* *
/* This routine enters the error number and the name of the wrong*/
/* identifier in the errt (error table). The errors are printed ^1
/^ after the whole line has been scanned. */
error(i)
int 1 ; /* i - error number */
errotr = err_ptr + 1 <• /* error count for one line */
errtLerr_ptr] .errno = i ; /* errno = error number */
strcpy(errt[err_ptr] .nm,token_buf) ;
/* copy name of wrong identi.*/
/* END ERROR */
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* *
* FIRSTP SUBROUTINE *
* *
/* This routine scans the user program for any expansion requests*/
/* if found, they are put on a expt stack along with their tunc #*/
/* Note that func no. may not be known at this time '^/
firstpO
extern mt maxpid;
int i, j , option, tpid, found;
char tempirs], targetTS];
rl=fopen("d:pll","r");
search(rl, rl, -1, 9, 0,48) ; /* search for DEFINE (9) */
/* 48 = missing DEFINE error */
getid(rl,42) ; /* 42 = missing INITIALIZE error */
rind_token() ;
while (toknn!=6) /* search for EXPAND */
if jtoknn == 21) /* EXPAND */
sfound=0;
getid(rl,33) ; /* this is what we expand; 33 = EOF error */
strcpWexptJexpcount] .fname, token_buf) ;
strcpy ( tempi, token_buf) ; /* save name for later */
expcount++;
?etid(rl,33); /* how far do we expandtt */
indprim()
;
if (primid<prim_count) /* a valid primitivett */
strcpy(target,primt[primid] .nam2) ; /* yes, save it as is */
tpid=primia;
else
found=0; /* no, what type is it# */
for (i=0; i<=maxpid; i++)
3=0;
while (typelist[i] [j] .used==l)
"
'strcmp(token_buf , typelist[i] [j] .sname)==0) /* match# */.fj:
strcpy(target,primt[i] .nam2) ; /* primitive name */






} /* end while */
if (found==l)
break;
} /'^ end for */
if ((i>maxpid) && (found==0))
error(44)
;
} /* end else */
check deeper (tempi , tpid, target)
;
if (sround==0)
printfC'I couldn't find ]s in any of the circuit descriptions. \n",
target)
;
printf ("\n\nDo you wish to: \n\n");
printfc" 1. Continue anyway\n");
printf(" 2. Give up\n\n'');








} /* end if toknn=21 */




/* end while toknn */
multi_mod(); /* do multimodule case after */
fclose(rl); /* enumerated EXPANDS */
/* END FIRSTP */
* SECONDP SUBROUTINE *
/* second pass routine, expansion is carried out in this routine */
/* First the specs for user program are copied to PIEXP. The func*/
/* # for function to be expanded is determined at the same time. */
/* Next, the function's description is copied to SCRl . The user */
/* program is searched for any call to function to be expanded, */
/* The code from SCRl is substituted at this point. The expanded '^/
/* circuit is stored in SCR2. Finally PIEXP, SCR2 are appended */
/* along with the simulation specs from user program. */
secondp(expnum)
int expnum ; /* expnum = expand table index */
int i, j ;
count = ;
/^--search for TYPES in user prog (copy to PIEXP) */
.
search( rl, wl, -1, 3, 1,45; ; /'^ 45 = missing TYPES error */
/* search if function to be expanded is a TYPE */
while (1) /* search function to be expanded. Replace if^/
{ /* with x's. Find its fnum and put in expt */
?etid(rl,41) ; /* 41 = missing { error */
ind_token() ;
if (toknn == 4 ) /* ' { ' then break */
pdelim(wi) ; /* print to PIEXP */
if (toknn 1= 8) /* function name, not an INTERNAL */
findprim() ;
if (primid >= prim_count)
error(30) ,-
while (1) /* search function's name in TYPE list */
getid(rl,43) ; /* 43 = missing ; error */
if (strcmp(token_buf , exp t[ expnum] .fname) == 0)
expt [expnum] .fnum = primid ;
strcpy(token_buf,"XXXXXXX") ;
pdelim(wl) ;
if (delimiter == 2) /* if ' ; ' then end of TYPE list */
break ;
} /* end type search */
I.se /* INTERNALS */
search(rl, wl, 2, -1, 1,43);/* print internals as is */
/* 2 = delim ';' (error 43)*/
} /* end TYPES */
/* find primid for the function */
if (expt [expnum] .fnum == -1)/* if no types, then find function #*/
strcpy(token_buf, expt [expnum] .fname) ;findprimO ;
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if (primid >= prim_count)
error(30) ;
else
expt[expnum] .fnum = primid ;
/*---—---- */
fclose(rl) ;
/* find function in lib */
r2 = fopen("d:libl","r") ; /* library */
si = fopen("d:scrl" , "w") ; /* scratch file for function */
while (1) /* find the function to be expanded in the lib */
?etid(r2,44); /* 44 = function not found in lib */
ind_token() ;




primt[(expt[expnum] .fnum)] .nam2) == 0)
break ;
,''
/* function found */
/* store inputs, outputs on stacks '^/




fetid(r2,43) ; /* 43 = missing ; error */
ind_token() ;




incount = incount + 1 ;
)'
outcount = ;
while (1) /* OUTPUTS */
qetid(r2,45) ; /* 45 = missing TYPES error */
£ind_token() ;




outcount = outcount + 1 ;
/* TYPES should be tacked by function name */




?etid(r2,41j ; /* 41 = missing { error */
ind token () ;
if (toknn == 4) /* { */
break ;
else
if (toknn == 8) /* INTERNALS */
pdelim(sl) ; /* internals are copied on to SCRl*/
search(r2,sl,2,-l,l,43) ;/* so that they can be reproduced*/
/* 'occurance' times at the end */






/* function types are tacked by the name */
/* of the function to be expanded */
j-k They are saved on a stack so that it */
/* can be determined in its desc if a /
type is used (will be tacked similarly)*/
getid(r2,43) '; 1^ 43 = missing ; error */
strcpy(typstack[typcount] , token_buf) ;
typcount = typcount + 1 ;
for (i=0;i<5;i=i+l)











if (delimiter == 2)
break ;
J]
sy = primt[expt[expnum] .fnuml .nam2









/* write structural desc. to SCRl
while (1)
{
search(r2, si, 4, 5, 1,46);/* 4 = '=' < 5 = '}' */
/* write structural description to scr file */
/* Types are tacked by function's name */
if (toknn== 5)
break ;
?etid(r2,46) ;/* 46 = missing } error */
type ( ) ;
if (ft != 0) /* indicates type declared */
for (i=0;i<5;i=i+l)
if (token_buf[i] == '\0')
break ;










exptfexpnum] .fnuml .nam2[0] ;
expt [expnumj .fnumj .nam2[l] ;
pdelim(sl) ;
search(r2, si, 5, -1, 1,47);
count = ;







cexpand(expnum) ;/*pand the primitive whenever it occurs in ckt */
/' END SECONDP- 7
* PDELIM SUBROUTINE *
* *
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fprintf(wx," ]s", token_buf ) ;
count = count + 1 ;
switch (delimiter)
{
case 8 : fprintf(wx," ") ;
break ;
case 7 : fprintf(wx," \n") ;
count = ;
break ;
case 6 : fprintf(wx," (") ;
break ;








case 4 : fprintf(wx," =") ;
break ;
case 3 : fprintf(wx," :") ;
break ;
case 2 : fprintf(wx," ;\n") ;
count = ;
break ;
case 1 : fprintf(wx," ,") ;
break ;
}





* FCOPY SUBROUTINE *





while ((c = getc(rr)) != EOF)
putc(c,ww) ;
/* END FCOPY-




/* copies one file in another without the EOF */

















read the token from file
see what it is







/* write the TYPES token
/* and get the next one












































/* end switch (toknn)
/* write the INITIALIZE token */
/* check for sequence of */
/* INITIAL:; PRINTOUT: */
/* is this PRINTOUTtt */
\n"); /* yes, start new line */
/* write the DEFINE token */
/* check for sequence of */
/* DEFINE:; INITIAL:; PRINTOUT: *;
/* is this INITIALS */
\n"); /* yes, print new line */
/* then print INITIAL */
/* is this PRINTOUT* */
'
; \n"); /* yes, print new line */
/* write the token */
and get the next one
)*
} ' /* end while (tokiin) */
/
print_select=0;
•END COPY NOEND- V
* ii
* REVERSE SUBROUTINE *
* *




.int c, 1, 3 ;




L3J = c ;
END REVERSE - - */
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* ITOA SUBROUTINE *









s[i++] = n ] 10 + '0' ;
} while ((n /= 10) > 0) ;
reverse (s) ;
}
j-^ END ITOA */
* FTYPE SUBROUTINE *
* *
/* It finds if a type for the function name in the primitive's */




for (i = 0; i < typcount; i = i + 1)
if (strcmp(token_buf , typstack[i]) == 0)
ft = 1 ;
break ;
/* - END FTYPE - — */
* CEXPAND SUBROUTINE *
k k
/* expands a primitive for user's request */
cexpand(exnum) /* expand primitive's occurance */
int exnum ; /* exnum = expand table index */
int i ;
s2 = fopen("d:scr2" ,"w"^ ; /* expanded desc */
rl = fopen("d:pll" , "r")
;
/* user prog */
occurance = ; /* # of times call to function is made */
/* internals will be duplicated this # */
search(rl, rl, -1,4,0, 41) ; /* find circuit description */
/5^ 4 = 7 */




ckt line(&outlcount, rl,outlstack, &inlcount, inlstack, Stskip) <•
if Tfound_end==l) /* find an ENDSWAP while in cktline#*/
tound_end=0
;
/* sure did, set up for the next one*/
fprintf(s2," ENDSWAP ; \n"); /* write the keyword onto SCR2 */
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if jfound_start==l) /* find a SWAPLIN while in cktline# */
found_start=0; /* yes, get ready for the next one */
fprintf(s2," SWAPLIN ;\n"); /* write the keyword onto SCR2 */
if (skip == 1)
break ;
/* - */
j-k print same, or substitute code */
if (strcmp(savfunc, expt[exnum] .fname) == 0)
if (outlcount != outcount)
error(50) ;
if (inlcount != incount)
error(49) ;
if (err count == 0)
{
substitute ; /* substitute the primitive's code */
occurance = occurance + 1 ;
else /* print the code as is */
{
for (i = 0; i < outlcount ; i = i + 1)
strcpy(token_buf , outlstack[i] ) ;
delimiter = 1 ; /* y */
if (i == (outlcount-l))
delimiter = 4 ; /* = */
pdelim(s2) ; /* SCR2 */
strcpy(token_buf , savfunc) ;
delimiter = 6 ; /* ( */
pdelim(s2) ;
for (i = 0; i < inlcount; i = i + 1)
strcpy(token_buf , inlstack[i]) ;
delimiter = 1 ;
if (i == (inlcount-1))




} /* end else */
}
fclose(s2) ;
/* END CEXPAND - */
* SUBSTITUTE SUBROUTINE *
/* copies function's code from si to s2. Internals are tacked by */
/* occurance number */
substituteO
{
mt 1, skipl ;
si = fopen("d:scrl", "r") ; /* function's description */
search(sl,sl,-l, 4, 0,41) ; /* find description */





ckt_line(&out2count, si, out2stack, &in2count, in2stack,&skipl) ;
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if (skipl == 1)
break ;
/* write to SCR2 (s2) - */
/*inputs/outputs are replaced by corresponding names from in/outl*/
for (i = 0; i < out2count; i = i + i)
foutorder(out2stack[i] ) ;
if (outorder != -1)
{
strcpy(token_buf , outlstack[outorder] ) ;
else
finorder(out2stackri] ) ;
if (inoraer != -1 )
{
strcpy(token_buf , inlstack[inorder] ) ;
else
tack(occurance,out2stack[i] ) ;
delimiter = 1 ;
if (i == (out2count - 1))
delimiter = 4 ; /* = */
pdelim(s2) ;
strcpy( token buf, savfunc) ;
delimiter = Z ; /* ( */
pdelim(s2) ;
for (i = 0; i < in2count; i = i + 1)
finorder(in2stackri] ) ;
if (inoraer != -1)
{
strcpy(token_buf , inlstack[inorder] ) ;
else
foutorder(in2stackri] ) ;
if (outoraer != -1)
{
strcpy(token_buf , outlstack[outorder] ) ;
else
tack(occurance,in2stack[i] ) ;
delimiter = 1 ;
if (i == (in2count - 1))




} /* end while */
fclose(sl) ;
1/* - END SUBSTITUTE--- */
* *




for (i = 0; i < outcount; i = i + 1)
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if (strcmp(s, outstack[i]) == 0)
break ;
if (i >= outcount)
outorder = -1 ;
else
outorder = i ;
}
/* END FOUTORDER -- */
'
-k *






for (i = 0; i < incount; i = i + 1)
if (strcmp(s, instack[i]) == 0)
break ;
}
if (i >= incount)
inorder = -1 ;
else
inorder = i ;
}
/* END FINORDER */




/* This routine reads one line of circuit description and stores */
.
/* inputs, outputs in proper arrays */
ckt_line(oocountj rx, oostack, iicount, iistack, skipl)
int *oocount, *iicount, *skipl ;
FILE *rx ;
char oostack[] [8] , iistack[][8] ;
/* Outputs */
*oocount = ;
while (1) /* put outputs on out stack */
?etid(rx,46);/* 46 = missing } error */
ind_token()
;
if (toknn==24) /* did we find an ENDSWAP#*/
found end=l; /* yes, tell CEXPAND */
qetid(rx,46)
;
/* get the next token */
£ind_token() /* and see what it is */
if (toknn==23) /* find a SWAPLIN too# */




if (toknn ==5) /* } */
*skipl = 1 ;
break ;
}
strcpy(oostack[*oocount] , token_buf ) ;
*oocount = *oocount + 1 ;
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if (delimiter == 4) /* = */
break ;
} /* end while outputs */
if ((*skipl) != 1)




while (1) /* inputs */
getid(rx,47) ; /* 47 = missing ')' error */
strcpy(iistack[*iicount] , token_buf) ;
*iicount = *iicount + 1 ;
if (delimiter == 5) /* ) */
break ;
/* END CKT_LINE-
* SEARCH SUBROUTINE *
/* searchs by a defined string */
search(xi, xo, delm, tokm, fg,ernum)
FILE *xi, *xo ;
int delm, tokm, fg, ernum ;
while (1)
getid(xi, ernum) ;
If (fg == 1)
pdelim(xo) ;





if (delimiter == delm)
break ;
find_token() ;
if (toknn == tokm)
break ;
/* END SEARCH */
k -k








. .int 1, D ;
strcpy( token buf, iobuff) ;
for (i=0;I<7;i=i+l)
if (token_buf[i] == '\0')
break ;
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for (j = i; j < 7; j = j + 1)
token buf[il = ' ' ;
token_5uf[7] = ' \ ' ;
reverse (token_buf) ;
itoa(occ, token_buf) ;
/* --END TACK */




/* This routine handles sub modules. All sub-modules are tacked */
/* to the library (STRUG) in the front. Also expand table is */
/* incremented for each sub-module. */
multi mod()
{
lil = fopen("d:libl","w") ;
while (1)
{
?etid(rl,34) ; /* 34 = missing END error */
ind_token() ;
if (toknn == 20) /* END */
if (toknn ==0) /* MODULE */
pdelim(lil) ;
getid(rl,33) ; /* sub module name */
strcpy(primt[prim_count] .nam2, token_buf) ;
strcpy(expt[expcount] .fname, token_buf) ;
expt[expcount] .fnum = prim_count ;
prim_count = prim_count + 1 ;
expcount = expcount + 1 ;
pdelim(lil) :
search(rl, lil, -1, 5, 1,46); /* 5 = } */
}
^






/* - END MULTI.MOD */
* FADVANCE SUBROUTINE *
/* advances a number of spaces in the file and returns to the */
/* beginning of the next line */




filecount = filecount+ numm ;




J/* END FADVANCE */
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* -k
* HASHF SUBROUTINE *
* -k




for (hashval =0; *s != '\0' ;)







/* - END HASHF'
/* convert from string to # */
/* and test for collision */





for (i=0; i<hashcount; i++)
if jhashtable[i]==(*value))




/* hashtable collisiontt */
/* yes, add a prime number..*/








including: structural expansion handling
USING handling






































/*<stdio.h> in DOS 3.x environment
/* maximum number of keywords
/* maximum number of primitives
/* maximum of 32 outputs per prim
DECLARATIONS */
/* copies one string to another */
string comparison
get next identifier
returns the token number
(keyword table index)
the given function name/ type
finds primitive library index*/
?rints a file of keywords and */
okens, separated by delimiters*/
file copying routine */
copies everything but END token */
scans one line or ckt desc. */





















int numpar, outp ;






























numpar = no. of parameters
for the function








/* this holds system-generated */
/* expansion requests */
/* each of these nodes will contain a module */
/* specified in the USING parameter list */
/* this indicates whether used or not */
/* each of these nodes will contain
/* a function and level for a library
/* VOHL module







/ STORAGE ALLOCATION- V




" [maxprim] [8] ; /^
20]t8]; /* USING parameter* storage *//
extern struct swapname typelist
extern struct swapname swaplist
extern struct namepair reqtable















extern int delimiter, bb,


















number of system expand reqs
line index for swaplist
index within single line
indicates whether all of this*/
is necessary or not */
indicates need for additional*/
expansion declarations */
indicates presence of SWAPLIN*/
indicates presence of ENDSWAP*/
set if cell is to be added to*/
primitive library */
3 ; /* delimiter = delimiter type
/*'bb = buff [80] index (line} */
err_count = error count */
/* # of MODULES in user program





determines whether a ' ) ' causes*/
extern int prim_count, primid
extern int sys_prims;
extern int features [maxprim] [21;
/* descriptions available^
7
a linefeed or not (default=no)*/
; /* prim_count = # of primitives
/* number of system-defined prims*/
/* used to describe the type of */
li : */
/* -1 -> 'empty -> block only */
/* 1 -> d:struc only 2 ->block & struc */
extern int append_table [maxprim] ; /* keeps track of the functions*/
extern int append_index; /* we've added to the user program */
int modules_to do; /* number of STRUC-only additions to do */
extern int expHone ; /* marks completion of STRUC expansion*/
extern int no_compilation; /* used when only making library additions*/
extern char token_buf [8] , savbuf[8] buff [80] ; /* buff = 1 line */
extern char keywordfmaxkey] [8] ; /* keyword table
extern char instack[maxoutsJ [8] , outstack[maxouts]
|
extern int incount , outcount :
extern int count ; /* for printing on the file






















/* pointer to input data file
/* pointer to STRUCT library
*/
*/
/* pointer to expanded file PIEXP */
7
























first keyword an add key?*/
yes^ start looking for '^1
a missing DEFINE.
take a look at the 1st
module . .
.
find a MODULE token? */




read the next token
should be a DEFINE
















/* this is a cell addition only.*/
\n");
/* note— if this is just a */
/* missing DEFINE, let Ausif*/
" handle it. After all, he */
wrote this thing <grin>. */







































if ((toknn>25) && (toknn<maxkey))
build a VOHL file with no */
END keyword */
modules added go here */
used locally for each module
/* temporary string buffer */
/*
/*
largest primid encountered */













/* save the keyword in addition file*/



















/* and to the new ckt file
/* save the TYPES keyword





if (Ttoknn==8) || (toknn==4))




find_token() ; /* find out what we just read */
findprim(); /* it might be a prim, so check */
if (primid < prim_count) /*if this is a primitive*/
current_primitive=primid;




{ /* not a primitive, so add it */
1=0:
while(typelistrcurrent_primitive] [i] .used==l)
i++; /* look for next free space*/

















then no TYPES */
... */
count=0; /* if a ' {
fprintf(r2," ; \n"); /* so we need to save a
if l ;
; \n");



















/* if token is a ' } ' then *
/* that's the end of thii 7
/* module . so print ' ] ' and */
} \n"); /* clear the addition flag*/
/* print system expand reqs






















/* no linefeed after ' )
'
/* print DEFINE token




/* anything to DEFINE? */





fprintf(r2," ; \n");/* start a new line */
uexpandO ;




if (toknn==7) /* no INITIALized params */
fprintf(r2," ; \n");
/* user wants EXPANDS */
\n"); /*start a new line*/
/* put ours first though'^/












fprintf(r2," ; \n"); /* start new line







































/* USING-- here we go..
/* temporary file
; \n"); /* mark this ckt line*/
/*we'll be doing swaps*/
/*and probably calling*/
/* for expansions */
/* get the parameter list */
/* is this a NOEXP? */
/* don't need to call for*/
/* expansions */
/* expand to this TYPE */
for (i=0; i<=maxpid; i=i+l)
3=0; /* need to find it in list*/
while (typelist[ij [j] ,used==l)
if (strcmp(token buf,




break; /* and continue */
else
j++; /* no. look at next TYPE */
} /* end while typelist*/
if (found==l)
break;
} /* end for */
} /* end if found */
} /* end else */
strcpy(swaplist[line_count] [line_item] .sname,
token_buf ) ; /*one by one */
swaplist[line_count] [line_item] .used=l;
line^item++;
} while (delimiter !=5); /* stop for a ')' */
ckt_line(&outcount , rl , outs tack, &incount, instack,
&skipl)
;


















]s =^t'-^-'-^x—— , J- .outstack[i] )
;
fpri ( , "]s(" ,savfunc) ; /'^^write the function name*/
: (adds,
'.n ;_ :. ]
It g==l)
:pr
for (i=0; Kincbunt-1; i++)
fprintf (r2," isI ," ,instack[i] )
;
if (adflaq==l)
tprint£(adds," ]s ," ,instack[i] )
;
fgrintf^r2," Is ) ;\n" ,instack[i] )





f f (adds," ] s ) ;\n" ,instackri] )/* need to call for expand? */




















{ /* already did */
if (strcmp(reqtable[i1 .e from,savfunc}==0)
break; /* i7 already marked this*/





/* increment swaplist */
/* then read next token*/
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fprintf(adds," END ; \n"); /* END the file */
fclose(adds)
;
fprintt( specs," END ; \n"); /* END the file */
fclose(specs)
;
print_select=0; /* restore to initial state */
/* END BUILD */
* *
* UEXPAND subroutine *
* *
/* This routine prints any system-generated expansion requests */





for (i=0; i<rea count; i++)
fprintf(r2," EXPAND: ]s : ]s ;\n" , reqtable[i] .e_from,reqtable[i] .e_to)
;
/* END UEXPAND */








fetid(rl,41); /* scan along until found { */
ind_token();
while (toknn!=4) /* looking for { (indicates */
{ /* we're in the circuit proper) */
qetid(rl,41)
;






while (skip==0) /* repeat until we find a '}' */
ckt line (Scoutcount , rl , outs tack , &incount , instack , &skip) ;
if Tskip==l)





/* get the function name and*/
findprim(); /* see if it is a primitive */
if jprimid<prim_count) /* yes, but is it a valid one?*/
( /* if not, let Ausif handle it*/
if (features[primid] [0]==1) /* STRUC-only description? */
passdown=primid;
append(passdown,r2) ; /*add it to work file */
I /* if features */
} /* if primid */
} /* else ^/
} /*while skip */





/* decrement the cell count */
if (cellcount==0) /* cell count =0? */
fprintf(r2, "END; \n"); /* yes, place the END on the */
fclose(rl); /* expanded file and close it*/
fclose(r2)
;
if (moaules_to_do==0) /* modulesTodo also = 0? */
expdone=l; /* yes, then we're finished */
else
{ /* no, further expansion is */
rl=fopen("d:outfile" ,"r") ; /* required--make a new file */
r2=fopen("d:infile","w"); /* the old OUTFILE becomes */







/* build the new OUTFILE by */
r2=fopen("d:outfile" ,"w'') ; /* copying everything but the*/
copy_noend{rl,r2)
;





/* count the # of cells in */
fclose(rl'); /* this new input file */
rl=fopen(''d:infile" ,"r") ; /* now that we^ve got the files*/
struc_expand() /* straight, expand recursively*/
} /* else */
/* END STRUC.EXPAND */










print_seiect=l; /* put linefeeds after ')' */
do
if {append_table[aindex]==ptarget) /* already added this one?*/












if (toknn==0) /* found a MODULE? */
{ /* yes, is it the right one?*/
?etid(lookfile,33); /* get the primitive name*/
indprim( )
;
if ( (primid<prim_count) && (primid==ptarget))
aone=l; /* yes, quit */


































) ; /*write everything down to TYPES*/
/* write the TYPES token */





/* start new line */
/* print the { */
/* then grab token*/
/* copy down to ' } ' '
T /* copy the token*/




indexl=primid; /^update the table */




.} /* if V
print select=0;
] 7* append */
END APPEND-
/* restore to previous state */
7
/ye****************************************************************
* SWAP subroutine *
/* This routine is invoked after expansion and just before*/
/* compilation. If there are any requests for function */
/* name substitution with USING, they will be handled */
/* here. The affected lines are delimited by SWAPLIN and */
/* ENDSWAP keywords which will be removed prior to compil-*/
/* ation. */
swapO

















raw file is Pll */
processed file goes here */
/* copy down to the ' { ' */










ckt line (Scoutcount , rl , outs tack , Scincount , ins tack , &skipl ) ;
if (skipl==l) /* quit when we see a '}' */
Id IT 6 3,1c "
if (foun^_end==l) /* find an ENDSWAP while getting ckt line*/
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perform=0; /* no need to check for swaps */
found_end=0
;
/* set up for the next ENDSWAP key */
if (found_start==l) /* find a SWAPLIN keyword? */
?erform=l; /* need to start looking for swaps */
ound_start=0; /* set up for next SWAPLIN key */
swaps++; /* select the next line of swaplist */
if (perform==l) /* check for swaps on this ckt line?
"^I
strcpy(token_buf ,savfunc) ; /*move function name to token buffer*/
findprimO; /* and see what type it is */
i=0; /* initialize USING param selector */
if (typelist[primid] [0] .used==l) /* this TYPE is user-defined?*/
round=0; /* yes, initialize to "not found"*/
while (swaplist[swaps] [i] .used==l) /*match USING param list.*/
3=0:
while (typelist[primid] [j] .used==l) /*against TYPE list*/
if (strcmp(swaplist[swaps] [il .sname,
typelist[primid] [j] . sname )==0)/*a match?*/
strcpy(savfunc, typelist[primid] [j] .sname) ;/*yes,swap*/
found=l; 7 tell outside world we're done */
break; /* and quit */
else
j++; /* no, look at next TYPE */
} /* while typelist*/
if (found==l) /* are we done? */
break; /* yes, look for next substitution */
else
i++; /* no, try next USING parameter */
} /* while swaplist */
if (found==0)
{





} /* if typelist */
} /* if perform */
for (i=0; i<outcount-l; i++) /* write outputs*/
fprintf(wl," ]s ," ,outstackri] )
;
fprintf(wl," Js = " ,outstack[iJ )
;
fprintf(wl , "]s(" , savfunc) ; /* write the function name */
for (i=0; Kincount-1; i++) /* write the inputs*/
fprintf(wl," Is , " ,instack[il )
;
)rintf(wl," Js ) ;\n" ,instack[i] )
] /* while not skip */
pdelim(wl); /* write the '}' */
fcopy(rl ,wl)
;


































while (toknn!=6) /* look for the INITIAL:
getid(r.l,33);





fcopy(rl ,wi) /* copy the processed file */
fclose(rl); /* back to pll */
fclose(wl)
}
/* END SWAP */











int incnt,outcnt, i, intable;
char instk[maxouts] [8] , ostk[maxouts] [8] ;







if jtoknn==0) /* find a MODULE? */
getid(lib,41); /* yes, is it the right one? */
if {strcmp(fnam,token_buf )==0)

































for (i=0; Kfindex; i++)
checktable(i. &intable, ftable); /* this one in expand table? */
if ( (ftable [i] .level > features [targetpid] [1]) && (intable==0)
)
strcpy(expt[expcount] .fname,ftable [i] .fnname) ; /*add it to table*/
expcount++;
check_deeper(ftable [i] .fnname, targetpid, targe tname)
;
else
if ( (ftable[il.level==features [targetpid] [1]) &&
( s trcmp ( ftable [ i] . fnname , targe tname )==0 )
)
{ /* function name what we're looking for? */
sfound=l; /'^ yes, found at least one occurrance */
/*--- - END CHECK_DEEPER */
* *
* CHECKTABLE subroutine *
checktable( index , result , table
)
int index, ^result;
struct functable table [];
^
^ •mt 1;
*result=0; /* initialize to "not found" */
for (i=0; i<expcount; i++)




/* END CHECKTABLE */
* *







for (k = 0; k < expcount; k = k + 1) /* each expansion request*/
( /* handled one at a time */
rl = fopen("d:pll","r");
wl = fopen("d:plexp" , "w") ;/* declaration part of expanded*/
/* user program */
secondp(k) ; /* second pass - expansion */
fclose(rl) ; /* expanded desc. is in SCR2 */
/* expanded declaration inPlEXP*/
/* copy PIEXP to temp */
tl = fopen("d:temp",^'w") ;
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rl = fopen("d:plexp","r") ;
fcopy(rl,tl) ;
fclose(rl) ;
j-k copy internals of function to tl with tacking */
si = fopen("d:scrl" , "r") ; /* function's description */
while (1) /'^ read internals and copy to d:temp with tacking */
?etid(sl,41); /* 41 = missing { error */
ind token ;
if (toknn == 4) /* { */
break ;
if (toknn != 8) /* INTERNAL */
end = ;
for (i = 0; i < occurance; i = i + 1)
tack(i, token_buf) ;
if (delimiter == 2) /* ';' */
end = 1 ;
if ((i + 1) != occurance)
delimiter = 1 ;
pdeiim(tl) ;
if (end == 1)
delimiter = 2 ;
else
pdelim(tl) ;
} /* end while */
fprintf(tl," { \n") ;
fclose(sl) ;j-k append SCR2 to drtemp and copy back to Pll--*/





tl = fopen("d:temp" ,"r") ;




} /* end for */
if (expcount == O)
printfC >>> No expansion request \n");
else /* tack last part (simulation control specs) to Pll */
rl=fopen("d:pll","r");






























































} /* while */
fclose(tl) ;
tl = fopen("d:temp" , "r") ;








































case 26: printf ("ADDCELL not installed yet....\n");
break;
/* found the END token */
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case 27: printf ("Performing a structure-only addition for.. ");





pdelim(r2); /* write MODULE token */
getid(rl,33)
;
/* get the module name */
strcpy(primt[sys orims] .nam2, token_buf )
;
printf {"ls\n'' ,toKen_buf) ;
pdelim(r2)
;
getid(rl,33); /* get INPUTS keyword */
pdelim(r2)
fetid(rl,33); /* get first input name */
ind_token()
while (toknn!=2) /* stop when find OUTPUTS */







pdelim(r2'r; /* write OUTPUTS keyword */
qetid(rl,33);
£ind_token() /* get first output */
while (toknn!=3) /* stop when find TYPES */






pdelim(r2); /* write the TYPES token */
qetid(rl,33}; /* get the next token */
find_token()
if (toknn==4) /* this will happen if no */
{ /* TYPES are declared */
count=0
fprintf(r2," ; \n"); /* puts TYPES: ; into file */









pdelim(r2); /* then write the '{' */
skip=0
;
while (1) /* get the rest of the circuit*/
ckt line (Scoutcount , rl , outs tack , &incount , ins tack , &skip ) ;
if (skip==l)
Break;
for (i=0; i<outcount-l; i++) /* write outputs*/
fprintf(r2," ]s ," ,outstackri] )
;
fprintf(r2," ]s = " ,outstackf ij)
;
fprintf (r2,"]s(" ,savfunc) ; /*write the function name*/
for (i=0; Kincount-1; i++) /* write the inputs*/
fprintf(r2," Is ," ,instack[i] );
fprintf(r2," Is ) ;\n" ,instack[i] )
s trcpy ( token_buf , savfunc )
;
findprimO; /*see what func name is*/




/*tnen save higher level*/




features [sys_prims] [l]=maxlevel+l;/*this prim is 1 level*/
sys Drims++; /* higher than highest subckt* /
r2=Topen("d:teinp","r");
if (r2==NULL)
printf("Temp file open failed\n");
r3=fopen(''d.-struc","w");
if (r3==NULL)
printf ("Struc file open failed\n");
fcopy(r2,r3)
;
/* copy new file back to */
fclose(r2); /* STROC */
fclose(r3)




printf ("Primitive file open failed\n");
fprintf (r4, "]d \n" ,sys_prims)
;
for (i=0; i<sys_prims; i++)
fprintf(r4," ]s ]d Id ]d ]d\n",
primtfil .nam2,primt[i] .numpar,





















Version 3.1 27 Feb 87
Original Version by Ausif Mahmood at WSU for UNIX VAX
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int _mlen = 250 ;
int mem [2501 ;
#incTude "c:\lc\stdio.h"
/
This is the timing wheel program. First it initializes the circuit
inter-connections in terms or descriptors (descriptor interconnec-
tions are given in a file "p2a"). The circuit is then simulated
according to the input data given in a file. Event directed simula-
tion is used for maximum time efficiency -Ulrich's algorithm.




























2 inputs per descriptor allowed
maximum number of primitives
maximum number of descriptors




max number of inputs
timing wheel data structure










struct matrix { /* delay matrix for a primitive
int rdelayO, rdelayl, fdelayO, fdelayl ;






•RECORD ORGANIZATION FOR A DESCRIPTOR-

















pfunc is pointer to the function
I.e. code for the primitive



















= MODE ( = normal )
= uncertain if low )
= uncertain if high)
stuck-at-0 fault)
stuck-at-1 fault)























int r_value [inputs] ;
int present_output ;
struct descrpt *ext_ptr ;/*
int parent ; /*
2 right pointers per descriptor */
block. */
field indicator for header pointer */
field indicators for right pointers*/
present output of a primitive '^1
extension pointer for multi- */
descriptor primitives. */





truct newstack { /*







int newval, sflag ; /*
struct newstack '^nptr ; /'^
struct time_stack '^tptr ;
WHEEL STRUCTURES- */
new_values for multi-output */
functions attached to timing wheel */
timing_wheel structure */
dptr = pointer to the descriptor */
newval= newvalue, sflag= scheduling*/




/* Read pointer to input data file */
/* Write pointer to output data file */
struct symb tab {
char nameTS]
int index
SYMBOL TABLE RECORD STRUCTURE- 7
/* name of the line */












struct matrix matx[maxmat] ;
struct symb_tab sym[maxsymbj ;
struct descrpt *ptr, ^parent otr ;
struct newstack *nwptr, *fret, ^ngptr, *nwlpt ;
struct time_stack *endt [mdelay] , *Degint[mdelay] , *freft ;
struct time_stack *savt, *fwdt, *tempt ;
int num_outs ; /* # of outputs for a function
int time, sav_time, sim_time
\
int sav_write ,- /* write flag for printing output names*/
int f out[maxout] ; /* outputs returned by each function */
int f"? out[maxoutl ;
int deT[maxout]. delay ;
int timmg^wheei, depth [mdelay] ;
/* depth[] Indicates the number of concurrent actions in 1 slot */
int num input, inpt[maxinput] , inptc[maxinput] ;
int hasHtaDle[lOO] ; /* simple hashtable for variable names*/
int hashcount; /* number of items in hashtable */
/* num_input = number of inputs in the input data file */
/* inpt[l = array holding values of inputs */
/* inptc[]= array holding hash value of inputs */
int numlprint , out_interval ;
char toKenbuff[8] ;
int endinputname ;
/* num_print = number of lines to be printed out */
/* out interval=interval after which each output is to be printed*/






int fmodeO ; /* mode behavior simulation */
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rint fdel_ins() ;
int inserts ) ;
int indataO ;
int read_input() ;






finds delays applicable to a change*/
insert the desc. in proper slot */
input data retrieval for descs. */
/* file copying routine
7





mt i, j, k, fx, field_no, duminp[32] ;
int flag, sav_value , savh;
int sav_depth, endread, numl, num2, num3, num4 ;
int filecount ;
FILE *wq ;
FILE *ti ; /* pointer to initialization file
FILE *tm ; /* pointer to modif . delay file
FILE *tc ; /* pointer to descriptor file
FILE *td ; /* pointer to std. delay file
FILE *tp ; /* pointer to printout rile
struct descrpt *sav_ptr, *prev_ptr ;










for {i=0; i<100; i++)
hashtable[i] = -1;






























- INITIALIZE DELAY MATRIX-
i < maxmat; i = i + 1)
matx
}
. rdelayO = -1
matx'i' .fdelayO = -1
matx'i' .rdelayl = -1
matx'i" .fdelayl = -1
matx[i] .matptr = NULL
/* - INITIALIZE DESCRIPTORS-
for (i = 0; i < maxdescrpt ; i = i + 1 )
{
for (j,=,2; j <,6,;_ j = j
desc[i] .param[j]
for (j = 0; j < inputs






/* initialize parameters to -1*/
3 = j + 1 )








.param[6] = ; /* normal mode of operation */
.header = &(desc[i]) ;
.h_value = ;
.parent = i ;
.present_output = 2 ; /* 2 stands for don't care */
.ext_ptr = NULL
desc[il.mptr = NULL ;
/* -






inptc[jj = hashf (tokenbuff )
;





num input = i ;/*------
/* INITIALIZE TIMING WHEEL & STORAGE POOL
for ( i = 0; i < mdelay ; i = i + 1 )
depth [il = -l;
beqint^l] = NULL ;
endt[ij = NULL ;
= maxtw - 1 ;




.newval = 2 ;
. sflag = 2 ;
tptr = &(tstack[i+l])





freft = &(tstack[0]) ;/k 2 i_i-_i */
/* STORAGE POOL FOR NSTACK(future multi-output values) */
j = mdepth - 1 ;
tor ( i = 0; i < j ; i = i + 1}
nstackfi] .newptr = &(nstack[i +1]) ;
fref = &(nstackTO]) ; /* fref points to the first free nstack */
f* ._- i_il_l__l */
/* - INITIALIZE CIRCUIT CONNECTIONS */
filecount = ;















































case 8 : desc[num2] .header = &(desc[num4] )
;
break ;
case 9 : if (num4 == 0)
desc[num2] .righto = ptr ;
else
desc[num2] .rightl = ptr ;
break ;
case 11 :descj[num2] .h_value = num4 ;
break ;
case 12: descrnum2] .r_value[num4] = savh ;
break ;
case 15: desc[num2] .ext_ptr = &(desc[num4] ) ;
break ;
case 16: descrnum2] .parent = num4 ;
break ;
default: if (num3 < 7)
desc[num2] .param[num3] = nuin4 ;
else
printf(" error in decoding code\n")





fscanf (wq," Id" ,&num2) ;
savh = desc[num2] .h_value ;
break ;
fscanf (wq,"]d" ,&nuin2) ;
gtr = aesc[num2] .header ;
reak ;
fscanf (wq,"]d",&num2) ;
gtr = &(aesc[num2] ) ;
reak ;
fscanf (wq,"]d ]d",&num2, &num3) ;
(*ptr) .param[nuni2J = num3 ;
break ;
fscanf (wq,"]d" ,&num2) ;
gtr = desc[num2] .ext_ptr ;
reak ;
gtr = (*ptr) .ext_ptr ;
reak ;
gtrm = (*ptr).mptr ;
reak ;
gtrm = (*ptrm) .matptr
reak ;
fscanf (wq," Id" ,&num2)
(*ptrm) .rdelayO = nuin2
break ;
fscanf (wq," Id" ,&num2)
(*ptrm) .rdelayO = num2
break ;
fscanf (wq," Id" ,&num2)
(*ptrm) .rdelayl = num2
break ;
fscanf (wq, "Id" ,Scnuin2)




(*ptr).mptr = &(matx[num2] ) ;
break ;
fscanf (wq."]d ]d",&num2, &num3) ?
matxrnumZJ .matptr = &(matx[num3] ) ;
break ;
fscanf (wq,"]d ]d",&num2, &num3) ;
matx[num2j .rdelayO = num3 ;
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break ;
case 17: fscanf (wq, "Id ld",&num2, &num3) ;
matxrnuraZ] .fdelayO = num3 ;
break ;
case 18: fscanf (wq. "]d ld",&num2, &num3) ;
matx[num2j .rdelayl = numS ;
break ;
case 19: fscanf (wq. "Id ]d",&num2, &nuin3) ;
matx[num2j .fdelayl = num3 ;
break ;
case 20: depth[0] = depth[0] + 1 ;
break ;
case 21: begint[0] = freft ;
case 22: (*(endt[0] )) . tptr = freft ;
break .-
case 23: endt[0] = freft ;
break ;
case 24: freft = (*freft) . tptr ;
case 25: (*(endt[0] )) . tptr = NULL ;
break ;
case 26: fscanf (wq. "Id" ,&num2) ;
(*(endt[OJ)).dptr = &(desc[num2] ) ;
break ;
case 27: fscanf(wq "ld",&nuin2) ;
(*(endt[(jj ) ) .newval = num2 ;
break ;




/* mess up *,
sym[num2] .name[num3] = z ;
break ;
case 29: fscanf (wq,"]d ]d",&num2, &num3) ;
sym[num2J .index = num3 ;
break j
case 30: sav_write = ;
break ;
case 31: fscanf (wq, "]d" ,&num2) ;
num_print = num2 ;
break ;
case 32: out_interval = 1 ;
break ;
case 33: fscanf (wq, "]d ]d",Scnum2, &num3) ;
descrnumz] .pfunc = pnfn[num3] ;
break ;
case 50: endread = 1 ;
break ;
default: printf(" error in input data decoding\n") ;
} /* end while */
fciose(wq)





/* is the output data, file */
/* connections */
printf(" Welcome to MultiSimPC \n");
printf(" \n");
time = -1 ;
timing_wheel = -1 ;
sav_time = ;
printf(" Please enter Simulation time: ") ;
scanf ("Id" ,&sim_time) ;
printfC^' \n") ;1^"- INITIALIZE INPUT DESCS. IN TIMING WHEEL */
for ( i = 0; i < num_input; i = i + 1 )
ptr = &(desc[i]) ; /* beginning descs. = input descs.*/
(*((*ptr) .pfunc)) (i) ; /* call to read_input */
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/*- */
timing wheel = ;
/* */
/* BEGIN TIMING WHEEL */
while ( time <= sim_time )
{ /* begin while time < sim time */
if {timing wheel >= mdelay)
timing_wHeel = ; /* Timing wheel is circular */
while ( timing_wheel < mdelay )
{ /* begin 1 loop of timing_wheel */
time = time + 1 ^^
if (time > sim_time)
break ;
sav_deptn = depth [timing_wheel] ;
savt = begint[timing_wheel] ; /* ptr to first element*/
while ( depth[timing_wheel] != -1)
{ /* while all row slots have been updated */
/* BEGIN UPDATE */
/* All descriptors connected to the current descriptor are*/
/* updated with the 'future value' from the timing wheel */
/* if the present value differs from the 'future value' */
fwdt = begint[timing_wheel] ;
ptr = (*fwdt).dptr :
begint[timing_wheelj = (*(begint[timing_wheel] ) ) . tptr ;
/* begmt points to the next element in the current row */
/* SCHEDULE INPUT READING */
if (((*fwdt).sflag) == 1)
{ /* if scheduling flag is 1, schedule the descriptor */
(*( (*ptr) jpfunc) ) ( (*ptr) .parent) ;
(*fwdt).sflag = 2 ;
/* de-assert scheduling flag */
/* */
depth [timing_wheel] = depth [timinawheel] - 1 ;
•flag = ; /* flag = 1 indicates a multi-output desc. */
sav_value = (*fwdt) .newval ;
/* sav_value = future value from tim. wheel */
/* i.e. value to be replaced for present output */
while (1)
{ /* begin while C-list for each output is updated */
sav Dtr = ptr ;
if Tsav value != -1)
{
if (( (*ptr) .present_output) != sav_value)
{ /* change has occured ^/
ptr = (*ptr) .header ;
if (ptr != sav_ptr)
{ /* if not end of circular list, then begin */
(*ptr) .param[ (*sav_ptr) .h value] = sav^value ;
/* input no. pointed to By the desc. is updated
prevotr = ptr ;
switch ((*sav_ptr) .h_value)
case : ptr = (*ptr) .rightO ;
field_no = (*prev_ptr) .r_value[0] ;
break ;
case 1 : ptr = (*ptr) .rightl ;
field_no = (*prev_ptr) .r_value[l] ;
*
while (1)
{ /* while begin */
if (ptr == sav^tr)
/* if end of circular list, then get out */
break ;
(*ptr) .param[field_nol = sav_value ;
/* update input with ^future value' */




case : ptr = (*ptr) .rightO ;
fx = (*prev_ptrJ.r_value[0] ;
break ;
case 1 : ptr = (*ptr) .rightl ;
fx = (*prev_ptr) .r_value[l] ;
field_no = fx j
} /* end while */
} /* end then (if not end of C-list) */
} /* end if change has occured */
} /* if sav value != -1 */
if (flag == 1)
if ((*nwptr).newptr == NULL)
break ; /* if nstack has no more extension */
nwptr = (*nwptr) .newptr ;
else
if ((*fwdt).nptr == NULL)
break ;
nwptr = (*fwdt).nptr ;
flag = 1 ;
/'^ flag is asserted for a multi-output function */
ptr = (*sav_ptr) .ext_ptr ; /* if multi-output case */
sav_value = ( '^nwptr ) .newvalue ;
} /* end update of all descs. in C-list */
} /* end of update of one row of T.W. '^/
/* END UPDATE - - */
depth[timing_wheell = sav_depth
begint[timing_wheel] = savt ;
/* EXECUTION PHASE */
/* Second pass -Schedule the descs. in C-list & insert in */
/* proper time slot if output of current desc. has changed */
while ( depth [timing_wheelj != -1)
{ /* begin execution of one row of timing wheel */
fwdt = begint[timing_wheel] ;
begint(timing_wheel] = ( '^(Degint[ timing wheel] )) .tptr ;
ptr = (*fwdt).dptr ;
depth [timing wheel! = depth [timing_wheel] - 1 ;
sav_value = T*fwdt) .newval ;
/* future value */
flag = ; f*^ flag = 1 indicates multi-output desc. */
while (1)
{ /* begin while not end of C-list for all outputs */
sav Dtr = ptr ;
if (sav value != -1)
{
if (((*ptr) .present_output) != sav_value)
{ /* change has occured */
(*ptr) .present_output = sav value ;
7* update present output */
ptr = (*ptr) .header ;
if (ptr 1= savjptr)
{ /'^ if not end of C-list, then begin *//*.
.-SCHEDULE DESC. */
parent_ptr = &(desc[(*ptr) .parent] ) ;
(*( (*parent_ptr) .pfunc; ) (0,duminp, f_out) ;
/* */
fmode() ; /* mode simulation */
fdel_ins((*sav_ptr) .h_value)
,;/* find delays and insert in proper slot */
prev_ptr = ptr ;
switch ( (*sav_ptr) .h_value)
case : ptr = (*ptr) .rightO ;
field_no = (*prev_ptr) .r_value[0] ;
break ;




field_no = (*prev_ptr) .r_value[l]
le (1)
{ /* while begin */
if (ptr == sav_ptr) /* if end of C-list, quit */
break ;/*_.
-SCHEDULE DESC. -get all parameters first --*/
parent_ptr = &(desc[ (*ptr) .parent] ) ;
(*((*parent_ptr) .pfunc) ) (O,duminp,f_out) ;
/* */
fmode() ; /* simulate mode behavior */
fdel_ins{field_no) ;
/* find delays and insert in proper slot */
prev_ptr = ptr ;
switch (field_no)
{
case : ptr = (*ptr) .rightO ;
fx = (*prev_ptrJ.r_value[0] ;
break ;
case 1 : ptr = {*ptr) .rightl ;
fx = ('^prev_ptr) .r_value[l] ;
field_no = fx
;
} /* end while */
} /* end then (if not end of C-list) */
} /* end if change has occured */
} /* end if sav_value != -1 */
if (flag ==1) /* multi output case */
if ((*nwptr) .newptr == NULL)
/* fref storage for nstack */
(*nwptr) .newptr = fref ;
fref = nwptr ;
break ; /* If all outputs have been handled, quit */
/^ free storage for the previous nstack */
npptr = nwptr ;
nwptr = (*nwptr) .newptr ;
(*npptr) .newptr = fref ;
fret = npptr ;
else /* if flag is */
if ((*fwdt).nptr == NULL)
break ;
nwptr = (*fwdt).nptr ;
flag = 1 ; /* multi-output case */
ptr = (*sav_ptr) .ext_ptr ;
sav value = (*nwptr) .newvalue ;
} 7* end (C-list scan for all outputs) *//* Free storage for current tstack */
tempt = freft ;
freft = fwdt ;
(*freft) . tptr = tempt ;
} /* end of one row of timing wheel */
write_output() ; /* print results */
begint[ timing wheel] = NULL ;
endt[ timing wKeel] = NULL ;
timing_wheeT = timing__wheel + 1 ;
/* move to next row of timing wheel */
} /* end of 1 loop (vertical) of timing wheel */
} /* end time < sim time */
fclose(rp) ;
fclose (wp) ;
} /* end of main program *//* END OF MAIN */
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* *
* FMODE SUBROUTINE *
* *
/* It finds outputs for each descriptor according to its mode */
fmode (
)
^mt 1, mode ;
struct descrpt *xtptr ;
xtptr = parent_ptr ;
for (i = 0; i < num_outs ; i = i + 1)
mode = ^*xtptr) .param[6] ;
switch (mode)
{
case : f_out[i] = f_out[i] ;
break;
case 1 : if (f_outri] ==0)
f_out[iJ = 2 ;
b ITS 3,k •
case 2 : if (floutfi] == 1)
f_out[iJ = 2 ;
break;
case 3 : f_out[i] = ;
break
;
case 4 : f out[i] = 1 ;
xtptr = (*xtptr) .ext_ptr ;
/^ END FMODE */
* FDEL INS SUBROUTINE *
* *
/* This procedures finds the delays applicable to a function */
/* connected to the output of the current descriptor. The input */
/^number to which the current descriptor is connected is supplied*/
fdel_^ins(inp)
int inp ; /* inp = input number to which the current desc.*/
{ /* connected */
int i, j, k ;
struct matrix *mtptr ;
/* COMPUTE DELAYS */
if (f_out[0] == 1)
if (inp == 0)
del[0] = (*ptr).param[2] ; /* del-0 = rise del(0,0) */
del[0] = (*ptr).param[4] ; /* del-0 = rise del(l,0) */
else 1'^ if first output is 1 */
if (inp == 0)
dei[0] = (*ptr).param[3] ; /* del-0 = fall del(0,0) */
del[0] = (*ptr).param[5] ; /* del-O = fall del(l,0) V
if ((*ptr).mptr != NULL) /* multi-output case */
mtptr = (*ptr).mptr ;
for (i = 1; i < num_outs; i = i + 1)
if (f_out[i] == 1)
if (inp == 0)
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del[i] = (*nitptr).rdelayO ; /* del-i = rise del(0,i) */
else
del[i] = (*mtptr).rdelayl ; /* del-i = rise del(l,i) */
else /* if ith output is */
if (inp == 0)
del[i] = (^mtptr).fdelayO ; /* del-i = rise del(0,i) */
del[i] = (*mtptr).fdelayl ; /* del-i = fall del(l,i) */
if ((*mtptr).matptr == NULL)
break ;
else
mtptr = (*mtptr) .matptr ;
}
/* END COMPUTE DELAYS - */
/* For a multi-output function, different delays are possible. */
/* Insert in proper slot for each different delay */
for (i = 0; i < num_outs; i = i + 1)
if (del[i] != -1) /* delay = -1 means input and output are */
{ /* not related. */
delay = del[i] ;
ff_out[i] = f_out[i] ;
j-k Check for identical delays */
for (j = i+1; j < num_outs; j = j +1)
if (del[j] == delay) /* For identical delays on */
fr_out[3] = f_out[j] ; /* different outputs, function */
else /* should be inserted only once*/
ff out[j] = -1 ; /* -1 output means, keep the */
} /* output V
j-k Eliminate the delay cases which have been covered */
for (k = 0; k < num_outs; k = k + 1)
if (delfk] == delay)
del[k} = -1 ;
}
/* V
insertO ; /* insert in proper slot */
^
}
else /* if delay = -1 */
ff_out[i] = -1 ;
END FDEL_INS -.--*/
* INSERT SUBROUTINE *
* *
/* This procedure inserts the function in proper slot in T.W. */
insert
int i,3,k, slot_no ;
slot no = (delay + timinq_wheel)]mdelay ;
depth [slot no] = depth [sIot_no] + 1 ;
if (endt[sTot_no] != NULL)
(*(endt[slot_no])).tptr = freft ;
else
begint[slot_no] = freft ;
/* allocate storage for tstack */
endt[slot no] = freft ;
freft = (^freft).tptr ;
(*(endt[slot_no])).tptr = NULL ;
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/* */
(*(endt[slot_no] )) .dptr = parent_ptr ;
(*(endt[slot_no' ) ) .nevA^al = ff_^ou1:[0] ;
if (num_outs > i) /* multi-output cases */
(*(endt[slot_no] ) ) .nptr = fref ;
/* allocate storage for newstack */
(*fref ) .newvalue = ff_out[l] ;
nwlpt = fref .-
fref = (*fref ) .newptr ;
if (num outs > 2)
{
k = ;
J = 2 ;
While (k == 0)
{
(*nwlpt) .newptr = fref ;
nwlpt = frer ;
(*fref ) .newvalue = ff_out[j] ;
fref = (*fref ) .newptr ;
j = j + 1 ;
if (3 == num_outs)
break ;
a
(*nwlpt) .newptr = NULL ;
else /* if single output function */
(*(endt[slot_no])).nptr = NULL ;
/* put new value in the slot */
END INSERT-







mt 1, order, k, slotn, pO, p2 ;
/* determine input order i.e. which input is to be read */
pO = desc [ddnum] .param[0] ;
p2 = desc [ddnum] .param[2 J ;
for ( i = 0; i < num input ; i = i + 1 )
{ if ( pO == inptc[I] )
break ;
order = i ;
/* input order found so quit searching */
if (sav time != time )
i
sav_time = time ;
for ( i = 0; i < num_input ; i = i + 1 )
fscanf(rp,"]d",&k) ;
inpt[i] = k ;
}
f out[0] = inpt[order] ;
sTotn = (timing wheel + p2)](mdelay) ;
depth[slotn] = 3epth[slotnJ + 1 ;
if (endt [slotn] != NULL )
(^(endt [slotn] )).tptr = freft ;
else
beqint[ slotn] = freft ;
/* allocate storage for tstack */
endt[slotn]^ = freft ;
freft = (*freft).tptr ;
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(*(endt[slotn])).tptr = NULL ;^
'*(endtr slotn] )) .dptr = &(desc[order] ) ;
*(endt "slotn" ) ) .newval = f_out[0] ;
*(endt 'slotn' )).nptr = NULL ;
,*(endt[slotn] )) .sflag = 1 ;
/* END READ_INPUT - - */





/* num_print contains the number of lines to be printed */
/* out interval is interval after which value is to be printed */
/* symT] • index contains indices of descs. representing output */
int i ;
if (sav write == 0)
{
fprintf(wp," time");
for (i = 0; i < num_print ; i = i + 1)




sav_write = 1 ;
fprintf(wpj " ]3d ",time)
j
for (i = 0; 1 < num_print ; i = i + 1)
fprintf (wp," 1 5d" ,desc[(sym[i] .index)] .present_output)
fprintf (wp/'\n") ;
fflush(wp) ;
/* END WRITE^OUTPUT '
#include "c:\simd\block"
* INVERT SUBROUTINE *
INVERT (fig, inpx ou)
int fig
, *inpx, ''ou ;
if (fig == 0)
indata(inpx. 1) ;
switch( ('^inpx))
case : (*ou) = 1
Sreak ;
case 1 : (*ou) =
oreak ;
case 2 : ('^ou) = 2
}
num outs = 1 ;
,1 END INVERT */




, '^inpx, *ou ;
int s ;
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if (flq == 0)
indata(inpx, 2) ;














if ((*inpx) == 1)




! (*ou) = 2
END AND--- */
* OR SUBROUTINE *
****************************************************************
OR(flg ,inpx, ou




if (flq == 0)
indata(inpx, 2 ) ;












if ((*inpx) == 1
(^ou) = 1 ;
else











: ('^ou) = 2
END OR V





* INDATA SUBROUTINE *
* *
*****************************************************************/
/* input data retrieval for a function
indata ( inpx , inns
)
int *inpx, inns ;
1*^ inpx = input data array,
struct descrpt *tmptr ;
int i ?
if (inns >= 1)
{
(*inpx) = (*parent_ptr) .param[0] ;
inns = inns - 1 ;
if (inns != 0)
{
(*(inpx+l)) = (*parent_j3tr) .param[l]
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inns = inns - 1 ;
.}
i = 2 ;
tmptr = parent_ptr ;
while (inns != 0)
tmptr = (*tmptr) .ext_ptr ;
(*(inpx + i);= (*tmptr) .param[0] ;
mns = inns - 1;
i = i + 1 ;
if (inns != 0)
{
(*(inpx + i)) = (*tmptr) .param[l] ;
1 = i + 1 ;
inns = inns - 1 ;
j' /* end While*/
/* END INDATA */
* HASHF SUBROUTINE *




for (hashval =0; *s != '\0' ; )
hashval += *s++ ; /* hash ID name into an index */
test(&hashval)
;






/* END HASHF -- */
* TEST SUBROUTINE *
test(value)
int ^valuerK -int ij
for (i=0; i<hashcount; i++)
if (hashtable [i]==(*value)) /* collision? */
(*value)=(*value)+ll; /* yes, add a prime number */




/* END TEST - */
/sic****************************************************************
* *
* GETNAME SUBROUTINE *
* *
*****************************************************************/









while(( delimiter < 1) I 1 (flag == 0))
c = fgetc(rp) ;
switch (c)
{
case ' ' : delimiter = 1 ;
break ;
case ' , ' : delimiter = 1 ;
break ;
case '\n': delimiter = 1 ;
endinputname = 1 ;
flag = 1 ;
break ;
default : flag = 1 ;
delimiter = ;
}
if (delimiter == 0)
{
if (i <= 6)
{
tokenbuff[i] = c ;
i = i + 1 ;
,•
tokenbuff[i] = '\0' ;
/^ END GETNAME-- */
* FCOPY SUBROUTINE *
fcopy(rr, ww)
FILE *rr, *ww ;
{.
mt C ;
while ((c = getc(rr)) != EOF)
pUtc(c,WW) ;








VERSION 3.1, 14 Apr 1987.
Original version developed under MSDOS and PCDOS by
Julio Cesar Lopes de Albuquerque at Naval Postgraduate
School. Use with CADD version 3.1.
*****************************************************************,
int _mlen = 500;









extern int strcpyO ;
extern int primsetupO;
extern int strcmpO ;
extern int qetid() ;
extern int £ind_token() ;
extern int IDSTRING() ;
extern int rfdel() ;
int bdreadO ;
extern int cmode() ;
extern int matgen() ;
extern int parseia() ;
extern int findid() ;
extern int idoutO ;
extern int idinpO ;
int repl() ;
int cp simp;





extern int prim(} ;
extern int find_key() ;
int finddescO ;
extern int updesct() ;
extern int findprim() ;
extern int update () ;






extern mt code_input() ;
/*<stdio,h> in DOS 3.x environment
maximum number of keywords
symbol table size
1000 size in UNIX
maximum number of primitives
maximum of 32 outputs per prim.
normload table size























/* copies one string to another
external module to name the prims
string comparison
get next identifier
returns the token number
(keyword table index)
list of id's parsing
rise/fall delay handling
block delay reading routine
code generation for mode
delay matrix and mode gen.
single id parsing
finds symbol table index
verify the output of the gate
verify the inputs of the gate
replace any gate in the circuit
copy a file until a desired point
update fanout
modify fanout
copy the SIMDATA from a known
point until the end
verify what primitive will be used
select the option of the user
finds symbol table index for
the given function name/ type
updates the descriptor table
(name and symbol table index)
rinds primitive library index
update symbol table
code gen. and fanld update
(descriptor interconnections)
manages the deletion of delays
modify the printout
copy part of a file



































extern int error (^ ;
extern int fcopyO ;
extern int fadvanceO























advances to next line
converts input name to number
tests for hash collisions
used to change the delay part
used to find a delay in the file
change the print part of a file
erase part of the printout
used for insert a gate
used to change an input
used to delete a gate















































char name [8] ;






struct desc tab {










int numpar, outp ;











char inpl[8' , inp2r8'
char inp3 '8'
, inp4 '8'
char inp5 '8' , inp6 "8'
char inp7 '8'






name = name of id
descno = descriptor number
funcno = primitive lib index
fanld = actual circuit load
despos = descriptor spaces in file
delpos = delay spaces in the file
ini_num = initialization order
pri_num = printout order
pri_val = # characters in variable
/* table containing function
/* names (type names) and their
/* symbol table indexes
/* table containing function
/* names/types and associated




numpar = no. of parameters
for the function
outp = # of outputs
/* stack for errors in one line
/* nm = name of unexpected id





holds all the inputs for each gate
iname = name of the variable
inp_num = # of inputs in the gate
inpl to inplO = inputs for the gate
/* ifin = termination of the table
struct tab_del { /* holds all the information about the
int indXj dsc_nb, typ_num; /* gates that have modified delays







Struct sym_tab symt[maxsym] :
struct desc_tab desct [maxsym^
struct norm_tab nort[maxnorm]
struct prim_tab primtrmaxprim]
struct err_stack errt[5] ;
struct inp_name inptabrmaxsym]
struct tab del del tab'lOOl;
*primptr
;




/* error table pointer (count)
/* for one line.
/* delay matrix count
/* delimiter = delimiter type
/* bb = buff[80] index (line)
int rdmat[maxouts] [maxouts] , fdmat[maxouts [maxouts] ;
/* rise and fall delay matrices
int toknn, err_count ; /* err_count = error count
int features [maxprim] [2]
;
int desc_no , sym_count, symid ; /* desc_no = desc. count







/* descriptor table indices
/* dptr = descriptor table cnt
normtable count
poutcount used for debugging
controls printing of source
int savprim ;
char token_buf [81 , savbuf [81
,
char keyword [maxkey] [8] ; /*





int savTd [maxouts] ;
int old_desc, new^rim, numl, numZ;
int old_val, old_ipt, old_del, desc_old;
int num3, iout;
int index, indexl, old_func;
int ord_ini, ord_pri, endf;
int val_sym, dptl ;
int syml, valact ;
int skp5, no_new ;
char z;
int inum, ant_desc;
int target, tempi, pari;
int parml, par2, parm2;
int savparl, savpar2, num;
int savtoken;
int del_sym, del_ipt, del_dct;
int new, numb_inp, skp;
int del_val, skpl, skp2;
int savn [maxouts];
int tot val
, old otr , old_sym;
int skpa, skpm, slosi, skpp ;




prim_count = # of primitives
number of permanent (system)
primitives
save the primitive to be used
buff [80] ; 7* buff = 1 line
keyword table
key table
7* the hash table
/* number of items in hashtable









pointer to input data file
pointer to temp file
pointer to temp2 file
pointer to tempB file
pointer to temp4 file
pointer to temp5 file
pointer to temp6 file



















































































.overld = 5 ;
initialize primitives */
primcount may change, but
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/^modify circuit already compiled*/
/^insert new gates in the circuit*/
/^delete gates in the circuit*/
/*change delays in the circuit*/
/*add a printout in the circuit*/
/*delete a printout of the circuit*/
/*change initials of the circuit*/
/*insert output in the circuit*/
/*delete output of the circuit*/
/*change delays of a gate type*/










/^insert input and gate ^1
/^delete inputs of the circuif^/
/^delete input and gate */
7
/* the system will copy all tables that will be used to allow the */
/* edition of the circuit. */
sy = fopen('"d:symtable" , "r") ;
fscanf (sy, "Id" ,&sym_count)
;
fscanf (sy,"Jd ]d\n" ,&ord_ini,&ord_pri)
;
for ' - • - . . .
^
{




fscanf (sy," "d ]d",&symt[i














fscanf ( dp , '' ] d" , &indexl ) ;

















de = fopen("d:descptab" ,"r")
;




for (i = 0; i < dptr; i++)
fscanf(de," ]s Jd\n" ,desct[i] .fun,&desct[i] .dnum)
;
fclose(de)




fscanf (nm," ]s ]d\n" ,nort[i] .nom,&nort[i] .nmld)
;
fclose(nm)
ip = fopen ("drinptable" ,"r") ;




















J- ]s" , inptab, .. J .^wf^^.^
]d\n" ,&inptab[i] .ifin)
;
. iname^Scinptabfi] .inp_num) ;
.inp5, inptab \\











/* The system will fill up all the positions in the input table with */
/* "xxx"*. This will save time in th*e program, during the edition.
maxsym; i++)
/






















syml = syin_count - 1 ;
dptl = dptr - 1 ;
if (desct[dptl] .dnum < syml)
val_sym = aesct[dptlj .dnum + 1
else
val_sym = sym count ;






i = indexl - 1 ;
index = del_tab[i] .indx ;
skpc = ;
skpd = ;
for (i = 0; i < val_sym; i++)
/* verification if symtable has






skpc = skpc + symtfi] .despos
skpd = skpd + symt[ij .delpos
/* count how many positions*/
/* are occupied in the */
/* descriptor file and in the*/
/* default delay file */






case 0: end = 0;
parseid(4)
;
printfC' beginning REPLACE case.\n");
repl(O);
break;
case 1: printf(" beginning INSERT case.\n");
insgate(O) ;
break;
case 2: printf(" beginning DELETE case.\n");
delgate(O) ;
break;


















strcpy(savbuf, token buf )
;
findidO;
target = symtrsymid] .descno ;
primid = symt[symidj .funcno ;





printfC add PRINTOUT case.\n");
val_prt = ;
i = ord_pri - 1 ;
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while (delimiter != 2)
{




for (k = 1; k < ordjsri; k++)
for (1=0; 1 < val_sym; 1++)
if (syint[l] .pri_num == k)
m = symt[l] .pri_val ;
break ;
mdy_pri(m,tp,t6);





printf('' making ]s case\n".
symt[symid] .name) :
/* insert it in the prnt file */
symtTsymid] .pri_num = ord on ;
for (j = 0; j <= 7 ; j = 3 + 1 )
if (token_buf[j] == 'XO')
break ;
else
fprintf(t6," 28 ]d Id ",i, j) ;
fprintf ( t6 , " 1 c " , token_buf [^ J )
;
val_prt = val ort + 1 ;
fadvance(4, t6; ;
} ^
symt[symid] .pri_val = val_prt ;
ord_pri = ord_pri + 1 ;
val_prt = ;
fprintf (t6," 29 ]d ]d ",1^
symt[symid] .descno) ;
fadvance ( 3, t6) ;
i = i + 1 ;













end = 1 ;
else
if (toknn == 29)
end = 2 ;
else
error(36) ;
case 5: print^(" delete PRINTOUT case.\n");
while (delimiter != 2)
{
filecount = ;
tp = fopen("d:prnt" ,"r"}
;
tb = fopen("d:temp6" ,"w'') ;
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printf('' making ]s case\n".
syTnt[symidJ .name) ;
target = symtrsymid] .pri_num ;
/9c delete the printout */
ersprnt()
;
symtrsymid] .pri_val = ;












if (toknn == 5)
end = 1 ;
else
if (toknn ==29)













if ^ toknn == 5)
end = 1 ;
break;
if j toknn ==29)
end = 2 ;
break;
}
strcpy(savbuf, token buf )
;
findidO;
target = symt[symid] .descno ;
posit = symt[symid] .ini_num ;
printf(" ^making ]s case\n''
symt[symid] .name) ;
getid(rp,33) ;




num = atoi(token_buf ) ;
chginitO ;
break ;






if (toknn == 5)
end = 1 ;
else
if (toknn == 29)
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end = 1 ;
else
if (toknn == 29)













end = 1 ;
break;
}
if (toknn == 29)
end = 2 ;
break;
}






for (i = 0; i < val_sym; i++)
if (symt[i] .funcno == primid)
printf(" making ]s case\n",
sym£[i] .name) ;
target = symt[i] .descno ;
chgdelO;






















b r*© sic •











/* save the modified tables
printf (
"
Saving tables . \n" ) ;
sy = fopen ("d:symtable" , "w"^ ;
fprintf (sy," ld\n" ,sym_count)
;










s Id" ,symtri] .name,symt[il .descno)
;
d 'd",symt"i" .funcno,symt i] .fanld) .•
d 'd",symt'i' .despos,symt[i] .delpos) ;
d Jd" ,symt[ij .ini_num,symt[i] .pri_num)
;






















de = fopen ("d:descptab" , "w")
fprintf (de," ]d\n",desc no)
;
fprintf (de," ]d\n" ,dptrT;
for (i=0;i<dptr;i++)
fprintf(de," ]s ]d\n" ,desct[i] .fun,desct[i] .dnum)
;
fclose(de)
nm = fopen ("drnortable" ,"w") ;
fprintf (nm," ]d\n" ,normcount)
for (i=0;i<normcount;i++)
fprintf(nm," ]s ]d\n" ,nort [i] .nom,nort [i] .nmld)
fclose (nm)




























.inpl, inptab [i] .inp2T;
.inp3, inptab 'i" .inp4);
inp5, inptab i' .inp6);
.i. .inp7 , inptab
d\n" ,inpi:ab[i] .ifin) ;
.inp9, inptab [i] .inplO)
;
i" .inp8)
/* Edition discontinued message */
/* no errors encountered message */
END OF MAIN PROGRAM- 7
* REPL SUBROUTINE *
*****************************************************************/
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if (end != 0)
break;
mdfyfanO; /* update fanload */
out_sub = savid[Ol ; /* save the value of desc being replaced */
printf{" Replacing ]s\n" ,symt[out_sub] .name) ;
old_prim = symtrout_subl .funcno;
old_desc = symt[out_subJ .descno;
for (i = 0; 1 < dptr; i++)
if (out_sub == desct[i] .dnum)
break;
/* positions in the ddf file occupied by the desc */




/* how many spaces are occupied in the dcf and ddf */
/* files until the descriptor of the gate to be replaced */
for (i = 0; i < out_sub; i++)
skp = skp + symt[il .despos ;
skp5 = skp5 + symt[i] .delpos ;
fiiecount = ;
tc = fopen("d:descf" ,"r")
;
t4 = fopen("d:temp4" ,"w")
/* modify the descriptor in DCF file */
cp_sim(skp, tc, t4)
;
skp4 = skp ;
for (i = 0; i < skp2 ; i++)
{ /* delete the old descriptor */
fscanf ( tc ,
"
] d" , &numl )
;
prim(iout, ant_desc);
new_prim = primid; /* save the new primitive */
idinp(iout); /* write the new descriptor */
skpl = skpc - skp2 - skp4 ;
cp_sim(skpl, tc, t4)
•
skp = symt[out_subJ .despos ;
skpc = skpc + skp - skpZ ;
if^ ^code == 0)
fiiecount = ;
td = fopen("d:delf'',"r")-
t5 = fopen("d:temp5" ,"w'') ;
tm = fopen("d:modf" ,"r");
t2 = fopen("d:temp2","w'');
sub2 = ant^desc + l ;




for (i = 0; i < skp3; i++)
fscanf (td,"]d", &numl);
skp4 = skpd - skp5 - skp3 ;
cp_sim(skp4, td, t5)
skpl = symt[out sub]. delpos ;
skpd = skpd + sicpl - skp3 ;
/* delete the modified delays (if have) in SIMDATA */






































/* copy the file until the point desired, controlled by the skip */
/* counter */
cp_sim(code , rx, ry)
int code;
FILE *rx, *ry ;
h-
int ij
for (i = 0; i < code; i++)
















/* copy the IPX file
skp = 9 * (ord_ini - 1) ;








/* copy the PTT file */
copy_s im ( tp , t6 )
;
/* - END NEW_SIM - •




/* copy the PRNT file */
copy Sim (rx,ry)
FILE *rx, *ry ;
mt i, j , codel;
/* copy the PTT file */
for (i = 1; i < ord_pri; i++)
for (j =0; j < val_sym; j++)
if (symt[j] .pri_num == i)








/* END COPY^SIM */
* *
* BDREAD SUBROUTINE *
* *




. .mt 1, 2, numl, x, y, w, z, il ;
FILE '^^rl ;
char p[8] ;
rl = fopen("d:bldel","r") ; /* block delay file */
/* initialize delay matrix to -1 */
for (i = 0; i < maxouts; i = i + 1)
for (j = 0; j < maxouts; j = j + 1)
rdmatrilMl = -1 ;
fdmattijtj] = -1 ;
}
/* read default block delays */
fscanf(rl,"]s",p) ;
while (strcmp(p/'END") != 0)
fscanf(rl,"]d",&numl) ;
for (il = 1; il <= numl; il = il + 1)
fscanf(rl,"]d ]d ]d ]d",&x, &y, &w, &z) ;
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if (strcmp(p,s) == 0)
rdmatrx] [y] = w ;
fdmat[x] [yj = z ;
}





/* find name in nort */
* UPFAN SUBROUTINE *





. . ,int 1 , ] , k ;
for (j =0; 1 < syin_count; ]++)
if ( strcmp( code, symt[j] .name) == 0)
break:
k = symt[j J «funcno ;
for (i = 0; i < normcount; i = i + 1)
if ( strcmp (nort [ i] .nom, code) == 0)
break;
if (i < normcount) /* if over ride is used for norm load */
symt[j] .fanld = symt[j].fanld - nortfi] .nmld ;
else /* use default value from prim, lib */
symt[j] .fanld=symt[j] .fanld - primt[k] .normld;
/*-- END UPFAN -^1
* MDFYFAN SUBROUTINE *
* *
/* modify the fanload of the gates */
mdfyfanO
int ij
for (i = 0; i < inum; i++)
if ( strcmp ( savbuf, inptab[i] .iname) == 0)
break;
iout = i ;
1'^ modify the fanload of the gates that are input */
/* of the gate being modified */
upfan(inptab[iout] .inpl)
;
if (inptab[iout] .inp_num > 1)
upfan(inptab[iout] .inp2)
;
if ( inptab [ iout] .inp_num > 2)
upfan(inptab[iout] .inp3)
;
if (inptab[iout] .inp_num > 3)
upfan(inptab[iout] .inp4);
if ( inptab [ iout] .inp_num > 4)
upfan(inptab[iout] .inp5);
if ( inp tab [ iout] .inp_num > 5)
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upfan(inptab[iout] .inp6);
if (inptab[iout] .inp_nuin > 6)
upfan(inptab[iout] .inp7);
if (inptab[iout] .inp_num > 7)
upfan(inptab[iout] .inp8)
;
if (inptab[iout] .inp_num > 8)
upfan(inptab[iout] .inp9)
;






/* END UPFAN */
* *




/* delete the modified delays (if have) from the MODE file */
dlt_del(code)
int code ;
int 1, J, k, 1, m ;
skp = ;
/* verify if the gate appears in the DEL table. If yes */
/* delete the code for the modified delay from the MDF file */
for (i = 0; i < indexl; i++)
if (del_tab[i] .dsc_nb == code)
cp_sim(skp, tm,t2)
;




skp = skp + del_tab[i] .val ;
1 = 0;
i = ;





if (del_tab[i] .dsc_nb == code)
while (j < indexl)
1 :- i : 1 ;:
if (del_tab[j] .dsc_nb != code)
break;
/* update deltable */
for (m = j ; m < indexl; m++)








k = k +
indexl = indexl - 1
1 = 0;1=1-1 ;
"kl . typ_num=del_tabrml .typ_num
'k' .num_ipt=del_tabrm" .num_ipt
'k" .num_opt=del tabrmj .num_opt









/* modify the PENT file */
mdy_p r i ( code , rx , ry
)
int code;





while (m < code)
fscanf (rx,"]d ]d ] d" , Snuml , &num2 , &num3 )
;
fprintr(ry/']d ]d ]d " , numl , num2 , num3 )
;
z = getc(rx) ;





m = m + 1 ;
fscanf (rx, "Id ]d ] d" , Snuml , &num2 , &num3 )
;




] " ' ] ' , numl , num2 , num3 )
;
fadvance ( 3, ry)
;
7* END MDY_PRI */
* FNDDEL SUBROUTINE *
* Tit






savtoken = toknn ;
tempi = savtoken ;
if (delimiter != 6)
error(29)
getid(rp,33);
/* rise or fall delay ?
/* what input ? */
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pari = atoi(token_buf )
;
parml = primtrprimid] .numpar ;
parm2 = primt[primid] .outp ;
if (pari > parml)
error(39;;
if (delimiter != 1)
error(31)
;
/* what output ? */
getid(rp,33)
par2 = atoi(token_buf )
if (par2 > parm2)
error(40) ;
/* read the delay value */
getid(rp,33)
num = atoi(token_buf )
;
if ((code == 0) && (delimiter != 2))
error(43)
if ((code == 1) && (delimiter != 1))





* CHGDEL SUBROUTINE *
/* this routine changes the MODE file */
chgdelO
m;int 1, 2, k,
skp = ;
filecount = ;
tm = fopen("d:modf" ,"
t2 = fopen("d:temp2","w"
if (num == 0) ' /*
{ /*







return to the default values:
delete the code from MDF file
i ++)
and update DEL table
if ((del.tabfil .dsc_nb == target) &&
del_tab^i] .typ_num == tempi) &&
del_tab "i' .num_ipt == savparl) &&
del_tab[ij .num_opt == savpar2))
cp_sim(skp, tm, t2)
;
for (j = 0; j < del_tab[i] .val;j++)




j = i + 1 ;







m = m +
m .dsc_nb = del tab[kl .dsc_nb
•^1 • typ_num = deT_tab
m' .num_ipt = del_tab k
_.,. . „,_ ._„,k
,mj .val = del_tabTk] .va!.





i = i - If
indexl = indexl - 1;
index = index - 1
;




enHf = 1 ;
}
else /* modify delays already modified





i] .dsc_nb == target) &&
i' .typ_num == tempi) &&
i" .num_ipt == savparl) &&
ij .num_opt == savpar2))
else
{
cp_sim(skp , tm , t2 )
;
j = del_tab[ij .val - 1 .-
for (k = 0; k < j ; k ++)










skp = skp + del_tab[i] .val ;
} ^
cp_s im ( skp , tm , t2 )
skp = ;
if (endf == 0) /* insert new delays */














1/* END CHGDEL */
k -k
* CHGINIT SUBROUTINE *
* *








if (ord_ini ==1) /* no previous initialization */
if (num != 3) /* insert new initial value */
fprintf(t3,"20 21 23 24 25 26 ") ;
fadvance ( 6, t3) ;
fprintf(t3,"ld 27 ]d ", target , num) ;
fadvance(2.t3) ;
symt[symidl .ini_num = 1 ;







if (num == 3) /* delete initialization */
if (posit != 0)
skp = (posit - 1) * 9 ;
skpl = (ord_ini - posit - 1) * 9 ;
cp_sim(skp, ti, t3) ;
for (i = 0; i < 9; i++)
fscanf ( ti ,
"
] d" , &numl )
;
if (posit == 1)
fprintf(t3,"20 21 ");
fscanf (ti,"]d ] d" , &numl , &num2 ) ;
fadvance (2, t3)
;
for (i = 0; i < 7; i++)
fscanf (ti," Id", &numl) ;
fprintf(t3,'^'ld ",numl);
fadvance(l, t3) ;
skpl = skpl - 9 ;
cp_sim(skpl, ti, t3)
;
symtTsymid] .ini_num = ;
for (i = 0; i < val_sym; i++)
if (symt[i] .ini_^num > posit)
symtFi] .ini_num = symt[i] .ini_num - 1 ;






{ /* if is not the first descriptor */
if (posit != 0) /* in the file */
skp = (posit - 1) * 9 7
skpl = (ord_ini - posit - 1) * 9 ;
cp_sim(skp, ti, t3) ;
for (i = 0; i < 8; i++)




fscanf ( ti ,
"








skp = (ord_ini - 1) * 9 ;
cp_sim(skp, ti, t3) ;
fprintf(t3,"20 22 23 24 25 26 ");
fadvance ( 6, t3) ;




symt[symid] .ini_num = ord_ini ;











• END CHGINIT */
* CHGEND SUBROUTINE *
* *
/* this routine modifies the PRNT file */
chqend( code , rx , ry
)
int code ;
FILE '^rx, *ry ;
{
fscanf (rx,"ld ]d" ,&numl ,&num2)
;
fprintf (ry, ''Id ]d " ,numl ,num2) ;
fscanf (rx, "]d",&numl)
;
if (code == 1) /* delete printout */
numl = numl - 1 ;
if (code == 2) /* insert printout */
numl = numl + 1 ;
fprintf (ry, "Id ",numl);
fscanf (rx, "Id ]d" ,&numl ,&num2)







* ERSPRNT SUBROUTINE *
/* this routine erases a printout from the circuit */
ersprntO
imt k, 1, m, n ;
if (target != 0)
{
for (k = 1; k < ord_pri; k++)
for (1=0; 1 < val_sym; 1++)
if (symt[l] .pri_num == k)




if (k < target)
mdy_pri(m,
t
if (k == targe
iTidy_pri(m tp. t6) ;
n = ;
while (n < m)
{
fscanf (tp,"]d ]d ]d" ,&numl,&num2,&nuin3) ;
z = getc(tp) ;
z = getc(tp) ;
n = n + 1 ;
}
fscanf (tp,"]d ]d ]d" ,&numl,&num2,&num3) ;
if (k > target)
n = ;
while (n < m)
{




num2 = num2 - 1 ;
fprintf(t6,"]d ",num2);




z = getc(tp) ;






n = n + 1 ;
}
fscanf ( tp , " 1 d" , &numl )
;
fprintf(t6/'td ",numl);
fscanf ( tp ,"] d" , &num2 )
nura2 = num2 - 1 ;
fprintf(t6,"]d ",num2);




symt[l] .pri_nura = symt[l] .pri_num - 1 ;
} ^
ord_pri = ord_pri - 1 ;




1/* END ERSPRNT--- */
* INSGATE SUBROUTINE *





. .mt 1, 3 ;





old_ipt = inum ;
old_del = index! ;
desc_old = desc_no ;
/"^ verify if has more than one insertion











desc_no = desc_no + 1
sym_count = sym_count
val_sym = sym_count ;
+ 1
for (i = sym_count; i > val_sym; i
—
)
j = i - 1 ;
strcpy(symt[i] .name,symt[ j] .name)
symtTi .descno = symt" j] .descno ;
'^"^
"'
.funcno = symt[n J .funcno ;





















val_sym = val_sym + 1
sym_count = sym_count
desc no = desc no + 1
+ 1
.}




/* make the insertion in the tables and in the files
while (end == 0)
{




















strcpy(inptab[inum] .iname, savbuf )
;
printf(" Inserting ] s\n" , savbuf ) ;
cp_sim(skpc, tc, t4)
;




skpc = skpc + symt [valact] .despos ;
new = new - no new ;
inptab[inum] .ilin = 1;





}/* insert default delays of new desc*/
matgen(old_ptr,dptr)
;
skp2 = symt[valact] .delpos ;


























if (code == 0)









* CHGINP SUBROUTINE *
/* this routine inserts an input in the circuit */
chginpO
mt i, j ;
/'^ verify if has more than one insertion */
while (delimiter != 2)
{
filecount = ;





printfC inserting input ]s\n" , token_buf )
;
/* update tables
for (i = sym_count; i > 0; i--)
J = i - 1 ;









.descno = symtT j] .descno
.funcno = symt[i J .funcno
.fanld = symt[i J .fanld
.despos=symt[^' .despos
.delpos=symt[i] .delpos
. ini_num=symt n 1 . ini_num
.pri_num=symt[j] .pri_num
211
symt[i] .pri_val=syint[j] .pri_val ;
/'^ put the values for the new input on the tables
strcpy(symt[0] .name, token_buf )
;
symtTo .descno = desc_no ;
symt '0' .funcno = ;
symt '0' .fanld = ;
symt'O" .despos = 11 ;
symt "0' .delpos = ;
symt|0' .ini_num = ;
symt "0" .pri_num = ;
symtfOJ .pri_val = ;
for (i = 0; i < dptr; i++)
desct[i] .dnum = desct[i] .dnum + 1 ;
/* put the code for the new input in the DCF file */
code^input(desc_no) ;
cp_slm(skpc, tc, t4) ;
skpc = skpc +11 ;
val_sym = val_sym + 1 ;
sym_count = sym_count + 1 ;










/* END CHGINP •
* *
* DELGATE SUBROUTINE *
/* this routine erases a gate from the circuit */
delgate(code)
int code ;
mt i, j ;
/* until all deletions be done */





/* save the values of the gates */
/* that are being deleted from */
/* the tables */
for (i = 0; i < val^sym; i++)
if ( strcmp( symt [i] .name, token_buf) == 0)
break;
del_sym = i;
old_func = symt [del_syml .funcno ;
strcpy(savbuf , token_buf )
;
for (i = 0; i < inum; i++)
if (strcmp(inptab[i] .iname, token_buf ) == 0)
break;
del_ipt = i;
for (i = 0; i < dptr; i++)




tc = fopen("d:descf" ,"r"}
;










tm = fopen( w.....wv-^ , ^ ,.




for (i = 0; i < del_sym; i++)
symt[del_sym] .name)
skp = skp + syint[il .despos ;
skp5 = skpS + symt[i] .delpos
/* delete the descriptor from DESCF
filecount = ;
cp_s im ( skp , tc , t4 )
;
tot_val = symtrdel_sym] .despos
;
del_val = symt[del_sym' .delpos;
for (i = 0; i < tot_val; i++)
fscanf ( tc ,
"
] d" , &numl )
;
skpl = skpc - tot_val - skp ;
skpc = skpc - tot_val ;
skp2 = del_val ;
cp_sim(skpl, tc, t4)
;
/* delete the default delays of deleted
/* gate from DELF
filecount = ;
cp_sim(skp5, td, t5)




skpl = skpd - skp2 - skp5 ;
skpd = skpd -skpZ ;




if (indexl != 0)
delete the modified delays of the
desc. (if have) from MODF and
update deltable




posit = symtrdel_sym] .ini_num
filecount














delete the printout of the desc.
(if have) from PRNT and update
symtable









/* delete the initialization values of





































/* update all tables
olddel_sym = del_sym
del_sym = del_sym + 1;
for (i = del_sym; i < sym_count; i++)
j = i - 1;











• descno = symtTiKdescno;
.funcno = symtfij . funcno;
.fanld = symt[i] .fanld;
.despos = symtfi] .despos;
delpos = symt[i] .delpos;






sym_count = sym_count - 1
;
del_dct = del dct + 1;
= del_3ct; i < dptr; i++)for {'







if (c3esct[i] IS um > olddel^sym)
}
i s
d [ j] dnum = desct[ij.an
desct[j] .dnum = desct[i] .dnum
urn - 1
dptr = dptr - 1
;
del ipt = del_ipt + 1;
if Tdel_ipt <= inum)
for (i = del_ipt;
{
i < inum; i++)
j = i - 1;
strcpy(inptab[j] .iname,inptab[i] .iname)














1 . inpl , inptab 11
.inp2, inptab \i
\ .inp3 , inptab ]i
inp4, inptab "i
inp 5, inp tab
.inp6, inptab i .inp6,
. inp7 , inptab ' i" . inp7
\
1 .inp8, inptab "i" .inpSj
'
.inp9, inptab [i] .inp9y .-
J .inplO, inptab[i] .inplO)









inum = mum - 1;
if
}
val_sym = val_sym - 1
code == 0)
214








* ERSINP SUBROUTINE *
/* this routine erases an input from the circuit
ersinpO
int 1,3',
/* verify if has more than one deletion








printfC' deleting input ]s\n" , token_buf )
;
/* update tables
for (i = 0; i < val^sym; i++)




for (i = 0; i < del_sym: i++)
skp = skp + symtti] .despos ;
/* delete the descriptor from DESCF
cp_sim ( skp , tc , t4 )
;
tot_val = symt[del_syml .despos
;
for (i = 0; i < tot_val; i++)
fscanf ( tc ,
"
] d" , &numl )
;
skpl = skpc - tot_val - skp ;
7
skpc = skpc - tot val
cp sim(skpl, tc, t4y ;
deT_sym = del sym + 1
" /*
for (i = del_sym; i <
j = i - 1 ;





























for (i = 0; i < dptr; i++)
desct[ij .dnum = desct[i] .dnum - 1
val_sym = val_sym - 1 ;














THE PRECOMP PROGRAM FOR THE EDITOR
* *
* Precomp Program *
* for the *
* Editor *
* *
* VERSION 3.1, 14 Apr 1987. *
* Original version developed under MSDOS and PCDOS by *
* Julio Cesar Lopes de Albuquerque at Naval Postgraduate *
* School. Use with EDITOR version 3.1. *
* -k
ttinclude "\lc\stdio.h" /*<stdio.h> in DOS 3.x environment */
ttdefine maxkey 30 /* maximum number of keywords */
ttdefine maxsym 500
ttdefine maxprim 100 /* maximum number of primitives */
ttdefine maxouts 32 /* maximum of 32 outputs per prim. */
ttdefine maxnorm 50
ttdefine maxk 14 /* user options for the program */
/* GLOBAL DECLARATIONS */
/* - - */
/* DATA STRUCTURES - */
/* the names and meanings are the same from the EDITOR */
struct sym_tab {
char name [8] ;

















int numpar, outp ;
int normld, fanout ;











































int indx, dsc_nb, typ_num;




extern struct syin_tab symt[maxsym] .
extern struct desc_tab desct [maxsym' ;
extern struct norm_tab nort[maxnorm] ;
extern struct prim_tab primt[maxpriml , ^primptr ;
extern struct err_stack errt[5] ; /* max of 5 errors per line '
extern struct inp_name inptab[maxsym]
;
extern struct taD_del del_tabtlOO]
;
extern int err_ptr ; /* error table pointer (count) */
/* for one line. */
extern int desc_no , sym_count, symid ; /* desc_no = desc. count */
extern int dptr, descid, lim ; /'^ descriptor table indices */
/* dptr = descriptor table cnt */
extern int end, outpar;
extern int savid[maxouts] ;
extern int savprim, no_new;
int savn[maxouts]
;
int matcount ; /*
int delimiter, bb ; /*
/* bb


































int lim, index, indexl
int parm2,parml, target
int pari, par2, savparl
int savparz, num ;
int valact, skp2 ;
delay matrix count
delimiter = delimiter type
= buff[80] index (line)
s] , fdmatfmaxouts] [maxouts] ;
/* rise and fall delay matrices
/* err_count = error count
normtable count
poutcount used for debugging
controls printing of source
prim count = # or primitives
[8l buffT80] ; /* buff^= 1 line
/* keyword table
/* key table
/* the hash table





























































/* pointer to input data file
/* pointer to temp file
/* read pointer to input data file
/* symt table stored for edition
/* desct table stored for edition
1"^ nort table stored for edition
/* input table stored for edition
/* delay table of the descriptors V
* IDOUT SUBROUTINE *
* *
/* This subroutine will verify what output or internal variable */













,end = 1 ;
break ;
}
if (toknn == 29)
{
end = 2 ;
break ;
J* if } found, end edition
/* if # found, end this part
*/
*/
if (toknn < maxkey) /* left hand side should not be a keyw.*/
error(25) ;
outpar = outpar + 1 ;
findprim() ;
if (primid < prim_count)
error (25) ; /* output name is a keyword
findid() ; /* find the symbol table index
if (symid >= 0)
{ /* save output indices in an array */
savid[outpar] = symid ;
savn[outpar] = symt [ symid] .dSscno ;
valact = savidro] .-
skp2 = symt r valact J .despos ;
symtrvalact] .despos = ;
if (delimiter ==4) /* '=' should follow the output names
break ;
else
if (delimiter != 1)




!' END IDOUT- 7
k *
* IDINP SUBROUTINE *
* *
/* This subroutine will make the scan of all the inputs that will*/








/* number of inputs






savprim = primid ; /* save primitive
strcpy(savbuf , token_buf) ; /* save function name/ type /





































. inpl , token_buf
)
. inp2 , token_buf
. inp3 , token_buf
. inp4 , token_buf
. inp5 , token_buf
. inp6 , token_buf
. inp7 , token_buf
. inp8 , token_buf
. inp9 , token_buf
. inp 10 , token_buf )
;





/* find parameter's location in the
c nnect(0,savn, fwdp) ;/* generate code and update fanld
i (savpar == 1)
if (delimiter != 5)
error(32) ;
savpar = savpar - 1';
if (savpar != 0)
/* get next argument
/* update inptable




case : strcpy (inptab [code] .inpl, token_buf)
;
break;





/* ')' expected after the last arg. */












s trcpy ( inptab [ code
break;






s trcpy ( inp tab [code
break;




strcpy (inp tab [code
break;
. inp3 , token_buf
)
. inp4 , token_buf
. inp 5 , token_buf
. inp6 , token_buf
. inp7 , token_buf
. inp8 , token_buf
. inp9 , token_buf
. inplO , token_buf )
;
savinp = savinp + 1 ;
if (savpar > 1)
if (delimiter != 1)/*
error(31) ;
else




) expected after last arg.
input name
connect(l,savn,fwdp) ; /* generate code and update fanld
savpar = savpar - 1 ;
fwdp = fwdp + 1
if (outpar > 0)
outpar = outpar - 1 ;
else
if (savpar != 0)
" - Id 15
d 16
/* multioutput case */
/* multiinput case */
d ", savn[fwdp - 11, desc.






symt[valact] .aespos = symt[valact] .despos + 8
savn[fwdp] = desc_no ;
desc no = desc no + 1 ;
7
find symbol table index for the */
*/
V
} /* end if */
/' END IDINP- 7




/* finds the symbol table index. An error message is generated if'*^/
/* the name does not exist */
findidO
int i ;
for (i = 0; i < sym_count; i = i + 1)
if ( strcmp(token_buf ,symt[i] .name) == 0)
break ;
if (i == sym_count) /* name not found in the symbol table */
error(28) ; /* undeclared name */
symid = -1 ;
221
else
symid = i ;
1/*--' END FIND_ID */




/* finds the primitive that will be used in the PRIMITIV.DAT file*/
findprimO
int i ;
for (i = 0; i < prim county i = i + 1)
if ( strcmp(token_Buf ,primt[i] .nam2) == 0)
break ;
primid = i ;
1
/*^ END FIND_PRIM */
* OUTERROR SUBROUTINE *
/* This routine outputs all errors encountered in a line after */






while (err_ptr >= 0) /* if error count for a line is > */
{ /* print all errors encountered */
errmessaqe(errt[i] .errno) ;
i = i + 1 ;
err_ptr = err_ptr - 1 ;
/* END OUTERROR */
* *
* ERROR SUBROUTINE *
* -k
/* This routine enters the error number and the name of the wrong*/
/* identifier in the errt (error table). The errors are printed */
/* after the whole line has been scanned. */
error(i)
int 1 ; /* i = error number */
err_ptr = err_ptr + 1 <• /* error count for one line */
errt[err_ptr] .errno = i ; /* errno = error number */
strcpy(errt[err_ptr] .nm, token_buf) ; ••
/* copy name of wrong identi.*/
/* END ERROR */
* *
* ERRMESSAGE SUBROUTINE *
* *










case 1 : Drintf
(
3reak ;
case 4 : printf
break ;
case 5 : printf
break ;
case 6 : printf
break ;















/* i = error number */
rr_ptr = global indicating error table index */
ERROR ") ;
(" 'INSERTION' expected\n") ;
" 'REPLACE' expected\n") ;
" '{' expected, ]s found\n"
,
errt[err_ptrj .nm) ;
" '}' expected. ]s found\n"
errt[err_ptrj .nm) ;
" 'INITIALIZE' expected, ]s found\n"
,
errt[err_ptr] .nm) ;
" 'PRINTOUT' expected, ]s found\n"
,
errt[err_ptr] .nm) ;
" name ]s is a keyword\n"
,
errt[err_ptr] .nm) ;
" count = ]d, >>EDITION discontinued\n" ,err_count)
;
" '=' expected after ]s\n",
errt[err_ptr] .nm) ;
" ]s is undeclared\n"
,
errt[err_ptr] .nm) ;
" '(' expected after ]s\n",
errt[err_ptr] .nm) ;
" ]s is undefined function\n",
errt[err_ptr] .nm) ;
" ',' expected after ]s\n",
errt[err_ptr] .nm) ;
break ;
case 32: printf (" ')' expected after ]s\n",
errt[err_ptr] .nm) ;
break ;
case 33: printf (" unexpected EOFXn");
break ;
case 34: printf(" missing END\n") ;
break ;
















rintf(" count = 10, >>Edition discontinued\n")
;
reak












printf (" undefined function\n")
" 1st DELAY index is > lim\n");
" 2nd DELAY index is > lim\n");
" missing {\n") ;











grintfC incorrect # of input arguments in call\n");
re•eak
grintf(" incorrect # of out arguments in call\n");
reak ;
}
err count = err_count + 1 ;





/* END ERRMESSAGE -*/
* PRIM SUBROUTINE *
* *




int 2 I/* savid[] saves symbol table indexes while savn[] saves desc. */
/* numbers for output list names */
getid(rp,33) ; /* function name */
if (delimiter != 6) /* '(' should follow function name */
error(29) ;
if (err count == 0)
{
if (outpar > 0) /* if # of outputs > 1, connect exten- */
{ /* sion pointers. */
for (j = 0; j < outpar; j = j + 1)
fprintf(t4, "1 Id 15 Id ",savn[j], savn[j+ll) ;
fprintf(t4,"l ]d 16 ]d ",savnh+l], savniO]) ;






if (primid >= prim_count)
findidO ; /* function name is a type */
primid = symt[symid] .funcno ;
inptab [codel ] .inp num = primt [primid] .numpar ;
if (err_count == U)
fprintf(t4,"33 ]d ]d " ,savn[Ol
,
primid) ;
symt[valact] .despos = symt[valact] .despos + 3 ;
fadvance ( 3, t4) ;
if (primtTprimid] .outp != (outpar+1))
error(35; ; /* # of outputs should be as in table */
for(j =0; j <= outpar; j = j + 1; /* update symbol table */
{ /* and desc table */
symt[(savid[j])] .funcno = primid ;
updesct(token_Duf , savid[ j J , code2) ;





* STRCPY SUBROUTINE *
/*This subroutine performs the copy from one string to another */
strcpy(s,t)
char '^s, *t ;
{
while(*s++ = *t++)
/* copies s = t */
/' •END STRCPY-
* GETID SUBROUTINE *
/* This subroutine makes the search in the VOHL file to verify /*
/'^ the next identifier that will be used */
getid(rx, ernm) /* finds the next id and returns it in token_buf */
int ernm ; /* error number in case of EOF */
FILE '^rx ;
{.
.int 1 , c, flag ;
flag = ;
delimiter = -1 ;
i =
while ((delimiter < 1 ) |l (flag == 0)
{ /^ hag = 1 wh
/* read into t
c = fgetc(rx)
buff[bb] = c ;
bb = bb + 1 ;
if (bb > 78)
{
if (prinpflag == 1)





/* buff is the 80 character buffer for
/* printing the entire line after it is







case delimiter = -1
break ;
case / • delimiter = 1 ;
break ;
case / • delimiter = 2 ;
break ;
case : ' : delimiter = 3 ;
break ; °*
case = ' : delimiter = 4 ;
break ;
case )' : delimiter = 5 ;
break ;
case (' : delimiter = 6 ;
break ;






/* flag = 1 indicates that */
/* some non blank character*/
/* v;as read into token_buf */
225
if ^prinpflag == 1)
/* printf ("]-s\n",buff ) ; print the line and */
/* output errors in the */
outerrorO ; /* line if any. */
bb = ; /* initialize line buff */
break ;
case EOF : printf ("]-s\n" , buff ) ;
error(ernm) ;
error(33) ; /* EOF error */
outerrorO ;
exit(O) ; /* abort the program */
break ;
default : flag = 1 ;
delimiter = ;
}
if (delimiter == )
{
if (i <= 6 )
{
token_buf[i] = c ;
i = i + 1 ;
token_buf[i] = '\0' ;
/^ END GETID */
k *




/* Token = maxkey if a nonkeyword name is encountered. It is '^/




for (i = 0; i < maxkey; i = i + 1) /* sequential search */
if (strcmp (token_buf ,keyword[ij ) == )
break ;
toknn = i ; /* token = maxkey, if match is not found */
r END FIND_TOKEN */
/Tic****************************************************************




/* To verify what is the function that the user want to use */
find keyO *•
mt 1 ;
for (i = 0; i < maxk; i = i + 1) /* sequential search */
if (strcmp (token_buf ,key[i] ) == )
break ;




* FCOPY SUBROUTINE *
/* copy one file in another */
fcopy(rr, ww)
FILE *rr, *ww ;
{.
mt C ;
while ((c = getc(rr)) != EOF)
pUtc(c,WW) ;
/* END FCOPy ^ */
* CONNECT SUBROUTINE *
* *
/* Circular list generation for the circuit. Previous list is */
/* broken and new circular loop is made. */
connect ( f , savn , fwdp)
int f ; /* f is or 1 */
int savn[], fwdp ; /* savn has desc # of output names */
int i ;
if (err count == 0)
{
/* update fanld */
for (i = 0; i < normcount; i = i + 1) /* find name in nort */
if (strcmp(nort[i] .nom,savbuf ) == 0)
break;
if (i < normcount) /* if over ride is used for norm load */
symt[symid] .fanld = symt[symid] .fanld + nort[i].nmld ;
else 7* use default value from prim, lib */
symt[symid] .fanld=symt[symid] .fanld + primt[savprim] .normld:
/* V
fprintf (t4,"2 Id ", symtrsymid] .descno) ;
fprintf (t4,"3 Jd ", symt[symidj .descno) ;
1^ save current pointer from the input */




d 11 Id " ,symt[symid] . descno, f)
;





d 12 ]d ", savn [fwdp], f) ;
/* complete the C-list
symt[valact] .despos = symt[valact] .despos + 20 ;
filecount = ;
)'
r END CONNECT */
* *
* PARSEID SUBROUTINE *
* -k
/* This subroutine verifies of what type is the next identifier */
/* that will be used. */
parseid(i)
int i ; /* i = token number to be compared to */
getid (rp,33) ; /* find the next identifier */
£ind_token() ; /* find token number */
if (toknn == maxkey) /* check if name != function*/
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findprim() ;
if (primid < prim_count)
error(25) ; /* keyword found */
if (toknn != i) /* identifier of type 'i' */
error(i) ; /* expected. */
/* END PARSEID .--*/
* *
* FADVANCE SUBROUTINE *
* *
****************************************************************
/* This subroutine advances a counter while doing the SIMDATA */
/*file to allow the change of line. */




filecount = filecount+ nunun ;






/* -- END FADVANCE */
/*****************************************************************
* *
* STRCMP SUBROUTINE *
* *
*****************************************************************/
/* returns zero if string s is equal to string t */
strcmp(s,t)




if (s[i++l == '\0')
return (0) ;
return(s[i] - t[i]) ;
/^ END STRCMP */
/*****************************************************************
* *
* IDSTRING SUBROUTINE *
* *
*****************************************************************/
/* <IDSTRING> => id ; | <IDSTRING> id , */
IDSTRING (code) /* code = for inputs, -1 for outputs */
{ /* -2 for internals. */
while (delimiter != 2) /* delimiter = ; */
parseid(maxkey) ; /* name */
update(code,sym_count) ; /* update symbol table */
/* code = for input */
/* -1 for output */
/* prim # for TYPE */
if (code == )
code_input(desc_no) ; /* input code gen. */
if (code <= )
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desc_no = desc_no + 1 ;
new = new + 1
;
/* END IDSTRING */
/ye****************************************************************
* UPDESCT SUBROUTINE *
* *
/* This routine updates the descriptor table. */
/* s = function name (type), num = symbol table index */
updesct(s, num, code)
char s[8] ;
int num, code ;
{
strcpy(desct [code] .fun, s) ;
de sett code ] .dnum - num;
if (code == dptr)




* UPDATE SUBROUTINE *
/* This routine updates the symbol table. sym_count = symbol */
/* table index, desc_no = descriptor number, */
/* typ = function type, = input, -1 = output, -2 = internal */
update ( typ , code
)
int typ, code;
symtFcode .descno = desc_no
. funcno = typsymt[code^
strcpy(symt[ code] .name*, token_buf)
,
/* END UPDATE */
* CODE INPUT SUBROUTINE *
/* generates the code for the input descriptors */
code^input(i)




if (err count == 0)
{
fprintf(t4,"33 ]d ",i)
j=hashf (token_buf) ;.l a , . .
fprintf(t4,"l ]d ]d ",i, j)
/* parameters and 1 contain the input line name */
fprintf(t4,"l Td 2 1 ",i) ;
fadvance(15, t4) ;
•END CODE_INPUT - */
229
* HASHF SUBROUTINE *




for (hashval =0; *s != '\0' ;)
hashval += *s++ ; /* convert from string to # */
test(&hashval)
;






/* END HASHF */
* *





for (i=0; i<hashcount; i++)
if (hashtable[i]==(*value) ) /* hashtable collision? */
(*value)=(*value)+ll; /* yes, add a prime number..*/
test(value); /* and test again */
/* END TEST - */
^ CMODE SUBROUTINE *
/* Code generator for mode. Code is generated only if mode != */
cmode(num, fanl , overl, techl)
int nura, fanl, overl, techl ;
if (num <= (fanl + overl))
if (techl == 16)
fprintf (t5,"l ]d 6 2 " ,symt[descid] .descno) ;
else
fprintf (t5,"l ]d 6 1 " ,symt[descid] .descno) ;
else
if (techl == 16)
fprintf (t5,"l ]d 6 3 " ,symt[descid] .descno) ;
else
fprintf (t5,"l ]d 6 4 " ,symt[descid] .descno) ;
fadvance (4, t5) ;
1
^
/* END CMODE ---- */
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* MATGEN SUBROUTINE *




int pari, par2, i, j, k, 1, m, n ;
int num, f1 , ol, t2;
char s[8]
;
/* - DEFAULT MODE GENERATION-
for (i = 0; i < sym_count; i = i + 1)
{
if (symt[i] .descno >= 0)
if (symt[i] .funcno > 0)














if (num > fi)'
{
cmode(num, fl, ol, t2) ;
symt[i] .delpos = symttij .delpos + 4 ;
.technology ;
if non zero mode */
/I 7
/*—"
1 = code ;
while ( i < codel)
{





.descno ; /* descriptor number */
..funcno ; /* function number */
n = desct[i] .dnum
symt [nl .delpos = (
strcpy(s, primt [kl.nam2) ; /* s contains name of function */
bdreaa(s) : /* read block delays for s in rd/fdmat */
if (k >= 0) /* if not input or types etc^/
pari = primt
par2 = primt






7* pari = number of inputs, par2 = number of outputs
for (1=1; 1 <= pari; 1 = 1 + 2) '" ' ' '/* vertical scanning
if (1 > 2)
{








symt [n] .delpos = symt [n] .delpos + 1 ;
fprintf(t5,"6 ]d ",j) ;
symt [n] .delpos = symt [n] .delpos + 2 ;
/* inputs = 1 or 2 */
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fprintf(t5."4 ]d ",j) ;
symt[n] .delpos = symt[n] .delpos + 2 ;
fadvance ( 2, t5) ;j-k code for block delays */
if (rdmat[l-l][0] != -1)
fprintf(t5 "5 2 ]d " ,rdniat[l-l] [0] ) ;
symt[n] .delpos = symt[n] .delpos + j ;
if (fdmat[l-l][0] != -1)
fprintf(t5 "5 3 ]d " ,fdmat[l-l] [0]} ;
syint[n] .delpos = symt[n] .delpos + 3 ;
if ((1+1) <= pari)
if (rdmat[l][0] != -1)
fprintf(t5 "5 4 ]d " ,rdmat[l] [0] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if (fdniat[l][0] != -1)
fprintf(t5 "5 5 ]d " , fdmat[l] [0] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
}
^
fadvance ( 21, t5) ;
/* - - */
for (m = 2; m <= par2 ; m = m + 1)
if (m == 2)
{
fprintf(t5 "14 ]d ",matcount) ;
symt[n] .delpos = symt[n] .delpos + 2 ;
matcount = matcount + 1 ;
else /* if number of outputs > 2 */
fprintf (t5, "15 ]d ]d ", matcount - 1, matcount) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
matcount = matcount + 1 ;
}
fadvance ( 3, t5) ;ji^ ^_____,— .
— code for block delays */
if (rdmat[l-l] [m-1] != -1)
fprintf(t5 "16 ]d ]d " ,matcount-l,rdmat[l-l] [m-1] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if (fdmat[l-l] [m-1] 1= -1)
fprintf (t5 "17 ]d ]d " ,matcount-l , fdmat[l-l] [m-1] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if ((1+1) <= pari)
if (rdmat[l][m-l] != -1)
fprintf (t5, "18 ]d ]d " ,matcount-l,rdmat[l] [m-1] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
if (fdmat[l][m-l] 1= -1)
fprintf (t5 "19 ]d ]d " ,matcount-l,fdmat[l] [m-1] ) ;
symt[n] .delpos = symt[n] .delpos + 3 ;
} ^
fadvance ( 12, t5) ;
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i = i + 1
/* end for m = -- */
/* end for 1 = -- */
/* end if k >= */
/^ end for i = -- */
END MATGEN--
* RFDEL SUBROUTINE *
rfdel(nl ,codel ,code2, rx)





del_tab[indexl] .val = ;
index = index + 1 ;
del_tabrindexl] .dsc_nb = target ;
del_tab 'indexl' .num_ipt = savparl;
del_tab[indexlj .num_opt = savparZ;
lim = lim + parm2 - 1 ; /* lim is incremented by # of outputs*/
fadvance(2) ;
if (codel > 1) /* first access desc. */
fprintf(rx,"6 Id "target);
del_tabf indexl .val = del tab [indexl] .val + 2 ;
del tab 'indexl" .indx = inHex;
if Tnl == 0)
del_tab [ indexl ] .typ_num = 10 ;
else
del tab [ indexl ] .typ_num = 11 ;
codel = coHel - 2 ;





del_tab[ indexl] .val = del_tab[ indexl] .val + 1
fadvance(l ,rx) ;
codel = codel - 2 ;
/* if pari > 1 */





del_tabr indexl] .val = del tab [indexl] .val + 2 ;
del tab [indexl' .indx = in3ex;
if Tnl ==0}
de l_tab[ indexl ] .typ_num = 10 ;
else
de l_tab[ indexl ] .typ_num = 11 ;
/* even or odd pari 7inp = savparl 1 2 ;
if (code2 == 0)
{
fprintf(rx,"5 Id ]d ", ((2+nl) + 2*inp) , num) ;
del_tab[ indexl] .val = del_tab[ indexl] .val + 3 ;
else
code2 = code2 - 1 ;
fprintf(rx,"8 ") ;
del_tabf indexl] .val = del tab[indexl] .val + 1
del tab [indexl J .indx = inHex;
if Tnl ==0)
/* multi-output case 7
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del_tab[indexl] . typ_num = 10 ;
else
del_tab[indexl] .typ_num = 11 ;
fadvance { 3, rx) ;
while (code2 > 0)
{
fprintf(rx,"9 ") ;
del_tab[indexl] .val = del_tab[indexl] .val + 1 ;
fadvance (l,rx) ;
code2 = code2 - 1 ;
if (inp == 0)
if (nl == 0)
{
fprintf(rx,"10 ]d ",num) ;
del_tab[indexl] .val = del_tab[indexl] .val + 2 ;
else
fprintf(rx,"ll ]d ",num) ;
del_tab[inaexl] .val = del_tab[indexl] .val + 2 ;
else
if (nl == 0)
{
fprintf(rx,"12 ]d ",num) ;
del_tab[indexl] .val = del_tab[indexl] .val + 2 ;
else
fprintf(rx,"13 ]d ",num) ;
del_tab[indexl] .val = del_tab[indexl] .val + 2 ;
fadvance(2,rx) ;
codel = savparl ;
code2 = savpar2 ;
indexl = indexl + 1 ;




FILES NECESSARY TO THE CADD PROGRAMS
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* BLOCK file *
* *
/*-- NAND GATE - */
NAND(flg ,inpx,ou)
int fig , '^inpx,
int i
ou
if (fig == 0)
indata ( inpx, 2) ;














(*ou) = 1 ;
break ;
default : ('^ou) = 2 ;
}
num outs = 1
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/'
/* - NOR GATE-
NOR (fig ,inpx, ou)
int fig , *inpx, *ou ;
int i ;
if (fig == 0)
indata ( inpx, 2) ;
;w;
{
i = (*inpx) + (*(inpx +1)) ;
s itch(i;
case : (^ou) = 1 ;
break ;
case 1 : (*ou) = ;
break
j
case 2 : if ((*inpx) == 1)
('^ou) = ;
else
(*ou) = 2 ;
break ;
default : if (((*inpx) ==1) M ((*(inpx + 1)) == 1))
(*0U) = 0;
else
(*ou) = 2 ;
}
nura_outs = 1 ;
)* */
/* THREE INPUT AND GATE */
ANDTHRE(flg ,inpx ou)
int fig , *inpx, *ou ;
int inn [2] ;
if (fig == 0)
inaata(inpx, 3) ;
AND (1. inpx. inn) ;
innflj = (*(inpx +2)) ;
AND (1, inn, ou) ;
num_outs = 1 ;
/^ */
/* THREE INPUT NAND GATE */
NANDTHR(flg ,inpx, ou)
int fig
, *inpx, *ou ;
int m ;
if (fig == 0)
indata (inpx, 3) ;
ANDTHRE(l,inpx, &m) ;
INVERT (l,&m, ou) ;







int fig , *inpx, *ou ;
"int inn [2] ;
if (flq == 0)
indata(inpx, 3) ;
NAND(1, inpx, inn) ;
inn[l] = (^(inpx + 2)) ;
('^ou) = ('^mn) ;
NAND(1, mn, (ou+1)) ;
(*(0U+2)) = (*(0U + l]) ;
num outs = 3 ;
,1
/* X output is same as Q' */
/*
RETDBLO(flg , inpx , ou)
int fig , *inpx, *ou ;
int i, inn [3] ;
if (fig == 0)
indata(inpx, 6) ;




= ( * ( inpx
RETDBLOO
















NANDTHR(1, inn, '( OU+1
inn[0] = (*(inpx + 1
NANDTHRd, inn,(ou+2'
(*(ou+4)) = (*(ou + i;
num outs = 5
/* X2 = NANDTHRE(A,clr,CLK);
)):/* B = NANDTHRE(X2, CLK, Xl)*'/
/* inn[2] = B
















if (flq == 0)
indata(inpx, 4) ;
ANDTHREd, inpx, inn)
innfl] = (*(inpx +3))
AND(1, inn, ou; ;




NANDFOU(flq , inpx , ou)
int fig , ^inpx, *ou ;
int m ;
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if (flq == 0)
indata(inpx, 4) ;
ANDFOUR(l,inpx, &m) ;
INVERT(1, &m, ou) ;
nuin_outs = 1 ;
/^ V
/* orthreeO */






if (fig == 0)
indata(inpx, 3) ;
OR (1, inpx, inn) ;
inn[l] = (*(inpx +2)) ;
0R(1, inn, ou) ;
nuin_outs = 1 ;
/* */
/* FOUR INPUT OR GATE - */
ORFOUR(flg ^inpx, ou)
int fig , *inpx, *ou ;
int inn [2] ;
if (fig == 0)
inda£a(inpx, 4) ;
ORTHREE ( 1 , inpx , inn) ;
innri].= (*(inpx +3)) ;
0R(1, mn, ou) ;
A
num_outs = 1 ;
.*/
/* EXOR GATE */
EXOR(flg ,inpx, ou)
int fig , *inpx, *ou ;
int i ;
if (fig == 0)
indata(inpx, 2) ;
i = (*inpx) + (*(inpx + 1)) ;
switch(i;
{
case : (*ou} = ;
breaK ;
case 1 : (^ou) = 1 ;
Dreak ;






default : (*ou) = 2
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* FADDR file *

















































































































































































































/* set up user-defined prims */
/* we'll check to see if any */
/* are actually present later */
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strcpy( (*primptr) .nam, "USER16"
primptr++;













































































xp=fopen("D iprimitiv.dat" , "r" )
;
fscanf (xp, "]d" 5&prim_count) .-
for (i=0; i<prim_count; i++)
/* reset pointer to start */
/* get additional info from disk''^/
fscanf (xp, "] s ]d Id ]d ]d"
,
(*primptr) .nam2j&(*primptr) .numpar, ^m



















SRBLOCK 3 3 2 1













* STRUC file *
****************************************************************
MODULE : INVERT ;
INPUTS : A ;
























INPUTS: A, B, C ;











A, B, C ;
Z ;
ORTHREE ;

































































S, R, X ;
: Q, QC, Y ;
Q = NAND(S, QC) ;
QC = NAND(Q, R) ;
RETDBLO ;
CLR, D, CLK, DUMl, DUM2 , DUM3 ;
Q, QC, DM1, DM2, DM3





X = NAND(Z, Y) ;
Y = NANDTHRE? X,CLR, CLK) ;
W = NANDTHRE(Y, CLK, Z) ;
Z = NANDTHRE(W. CLR, D) ;
Q = NAND(Y, QC) ;
QC = NANDTHRE(Q, CLR, W) ;
^******3<c***********5ic>if****Ej^I3 STRUC***********************************/
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* C0MP2B.BAT file *
Ic -ml -n20 cadd2b
Ic -ml -n20 prim2
Ic -ml -n20 precomp
link \lc\l\cl+cadd2b+prim2+precomp,caddrd2b, ,\lc\l\lcl
/•k-k-k^-k^-k-k-k-ki-c-k-k-k^-k-f^-k-k-k^-k-k-k^lJl) C0MP2B . BAT**'^*'*^********'^***************/
* C0MP3B.BAT file *
Ic -ml -n20 cadd3b
Ic -ml -n20 prim2
Ic -ml -n20 prcmpl
link \lc\l\cl+cadd3b+prim2+prcmpl,caddrd3b, ,\lc\l\lcl
/
•k-k-k':k-k'k:k:k-k-k-f<::k:k':k:k-k-k-k-k-^l(:k-k-kT^lJl) C0MP3B . BAT'"'**^'"'^*''^''"'^********************/
* M0DEL2A.BAT file *
echo off
echo Setting up. .
,
if ]2==c goto compl
if ' 2==C goto compl
if ' 2==S goto simul












































































/ k-ki^':k-k*9ck-k*-k-k-^-ki<:-kickici<'k-k-k-:k£lJ'£) J^0DEL2A . BAT*****************************/
* M0DEL3B.BAT file *
echo off




copy \simd\" 1 .ddf d:delf
copy \simd\'l.ptt d:prnt
copy \simd\' l.stb d:symtable
copy \simd\' l.dct d:descptab
copy \simd\; l.ipt d:inptable






if ' 2==S goto simul
if J2==s aoto simul





echo Entering the VOHL Editor...
caddrd3a =16000 d:ll.ed
simrdl D:]l.in D:]i.out
type d: 11. out








echo Entering the VOHL Editor...
caddrd3a =16000 d:]l.ed
copy d:simdata c :\simd\] 1 .sim
goto done
: simul





















copy d:inptable c:\simd\ l.ipt
copy d:nortable c:\simd\' l.nrt
copy d:deltable c:\simd\Jl.del
echo Saving Descriptor Data...
copy d:primitiv.dat \simd
copy d:struc \simd
echo Returning to DOS...
/k-k-k*-k-k*-k-k-ki<:-k-k-k-f^-k-k-k-k-M-k-k-k-k^l^D M0DEL3B . BAT*****************************/
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APPENDIX G
NECESSARY FILES TO THE MULTISIM PACKAGE
CADD2A.C - The source code for the VOHL compiler, that includes the code
generator.
PRECOMP.C - The source code for the precompilation routines of the compiler
program.
PRliM2.C - The primitive initialization routine.
CADD3B.C - The source code for the editor program.
PRCMPl.C - The source code for the second part of the editor program. This
program needs to be linked with the CADD3B.C program to allow the edition of a
circuit.
TWHEELl.C - The source code for the timing wheel simulator program.
FTYPE - The primitive function type declarations. It is an #include file.
FADDR - The primitive function pointer initializations. It is an #include file.
BLOCK - The C-language behavioral descriptions for the primitives. It is an
#include file.
STRUC - The primitive library containing VOHL structural descriptions.
PRIMITIV.DAT - The data file containing the user's names fo the primitives
and various other information.
BLDEL - The block delays for each primitive. This file contains the value of the
default delays from each input to each output for all the primitives of the system.
COMP2A.BAT - The DOS file that allows the compilation and link of the
various programs that perform the compilation of a circuit.
COMP3B.BAT - The DOS file that allows the compilation and link of the
various programs that perform the edition of a circuit.
M0DEL2A,BAT - The DOS file that allows the execution of the compilation
and simulation of a circuit.
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MODEL3B.BAT - The DOS file that allows the execution of the edition and




MODULE : ALU ;
INPUTS : A, B, C, D, E, F, G, H, I, J, K, L, M, N, 0, P, Q,
R, S, Y, Z ;
OUTPUTS : ALUS, ALU2 , ALUl , ALUO, CYOUT, ZR, OV, RI , PI, GI ;
TYPES : INTERNALS : HO, HI, H2, H3 , KG, Kl , K2, K3 , SO, WO, Wl , W2, W3,
SI, S2, S3, LO, LI, L2, L3, H4, H5 , H6 , H7 , H8, H9 , HIO ;
K3, K2, Kl, KO, H5, H7 , PI, GI , HO = ARITHMETIC (I, A, B, C, D.
H f F F T Ki«
L3, L2, LI, LO, HI = LOGIC (A, B, C, D, E, F, g', h', L, h', n', 0, P) ;
H4, S3, S2, SI, SO, H6, H2 = SHIFT (Y, A, B, C, D, Z, Q, R, S) ;
WO = ORTHREE (KO, LO , SO^
Wl = ORTHREE (Kl, LI, SI
W2 = ORTHREE (K2, L2 , S2'
W3 = ORTHREE (K3, L3 , S3'
H9 = ORFOUR (WO, Wl , W2 , W3) ;
HIO = INVERT (H9) ;
H8 = OR (H6, H5) ;
H3 — ORTHREE (HO HI H2^
ALU3, ALU2, ALUl' ALUO, CYOUT, ZR, OV, RI = 8GATE (W3, W2 , Wl , WO,
H8, HIO, H7, H4, H3) ;
DEFINE: ;
INITIALIZE: Z = 2 ;
PRINTOUT: CYOUT, ALU3 , ALU2 , ALUl, ALUO, RI , ZR, OV ;
MODULE : ARITHMETIC ;
INPUTS : X, A, B, C, D, M, N, 0, L, W, Z ;
OUTPUTS : K3, K2, Kl , KO , COUT, OV, PI, GI , ENA ;
TYPES : INTERNALS : GO, GI , G2 , G3
,
G4 , G5 , G6 , G7 , G8, G9 ;
GO, GI, G2, G3 = ADDSUB4 (M, N, 0, L, W) ;
G4, G5, G6, G7, G8, PI, GI = 4BITADD(X, A, B, C, D, GO, GI , G2 , G3);
G9 = ADDOV (D, G3 , G7 ) ;
ENA = OR (W, Z) ;
K3, K2, Kl, KO, COUT, OV = 6GATE (G7, G6, G5 , G4, G8, G9 , ENA) ;
MODULE : ADDSUB4 ;
INPUTS : M, N, 0, P , X ;
OUTPUTS : MO, NO, 00, PO ;
TYPES : ;
{
MO, NO = ADDSUB2(M, N, X) ;
00, PO = ADDSUB2(0, P, X) ;
MODULE : ADDSUB2
INPUTS : M, N, X
OUTPUTS : MO, NO
TYPES : ;
MO = EXOR(M, X) ;
NO = EXOR(N, X) ;
MODULE : 4BITADD ;
INPUTS : X, A, B, C, D, M, N, 0, Q ;
OUTPUTS : SO, SI, S2, S3, COUT, P, G ;
TYPES : INTERNALS : AO , Al , A2 , A3, A4 , A5 , A6 , A7 , A8, A9 , AlO, All,
A12, A13, A14, A15, A16, A17, A18, A19, A20 ;
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so, A17, A13 = ADD(X, A, M) ;
AO = AND(X, A17) ;
AlO = OR(A0, A13) ;
51, A18, A14 = ADD(A10, B, N) ;
Al = AND(AO, A18) ;
A2 = AND(A18, A13) ;
All = 0RTHREE(A1, A2, A14) ;
52, A19, A15 = ADD(A11, C, 0) ;
A3 = AND(A1, A19) ;
A4 = AND(A2, A19) ;
A5 = AND(A18, A14) ;
A12 = 0RF0UR(A3, A4, A5 , A15) ;
53, A20, A16 = ADD(A12, D, Q) ;
A6 = AND (A3, A20^
A7 = AND(A4, A20
A8 = AND(A5, A20
A9 = AND(A20, Al5)'
;
G = 0RF0UR(A7, A8, A9 , A16) ;
COUT = 0R(A6, G) ;
P = ANDFOUR(A20, A19, A18, A17) ;
MODULE : ADD ;
INPUTS : C, A, B ;
OUTPUTS : S, PI, GI ;
TYPES : ;
PI = EXOR(A, B) ;
GI = AND(A, B) ;
S = EXOR(C, PI) ;
MODULE : ADDOV ;
INPUTS : A, B, X ;
OUTPUTS :0V;
TYPES : INTERNALS : BO, Bl , B2 , B3 , B4 ;
BO = INVERT (X)
Bl = INVERT (A
B2 = INVERT (B
B3 = ANDTHREE
B4 = ANDTHREE
OV = OR (B3, B4) ;
(a! B, BO) ,
(B2, Bl, X) ;
MODULE : LOGIC ;
INPUTS : A, B, C, D, M, N, 0, P, K, Y, X, Z, R ;
OUTPUTS : L3, L2, LI, LO, ENL ;
TYPES : INTERNALS : MO, Ml, M2 , M3 , M4 ;
MO, Ml, M2, M3 = LGUNIT4 (A, B, C, D, M, N, 0, P, K, Y, X, Z, R) ;
M4 = ORFOUR (K, Y, X, Z) ;
ENL = OR (M4, R) ;
LO, LI, L2, L3 = 4GATE (MO, Ml, M2, M3, ENL) ;
MODULE : LGUNIT4 ;
INPUTS : A, B, C, D, M, N, 0, P, K, Y, X, Z, R ;
OUTPUTS : LO, LI, L2 , L3 ;
TYPES : ;
{
LO, LI = LGUNIT2 (A, B, M, N, K, Y, X, Z, R) ;
L2, L3 = LGUNIT2 (C, D, 0, P, K, Y, X, Z, R) ;
MODULE : LGUNIT2 ;
INPUTS : A, B, C, D, K, Y, X, Z, R ;
OUTPUTS : LO, LI ;
TYPES : ;
251
LO = LGUNITl (A, C, K, Y, X, Z, R) ;
LI = LGUNITl (B, D, K, Y, X, Z, R) ;
MODULE : LGUNITl ;
INPUTS :A, B, K,Y, X, Z, R;
OUTPUTS : LO ;
TYPES : INTERNALS : CO, CI, C2 , C3 , C4, C5, C6 , C7 , C8, C9 , CIO ;
CO = AND (A, B) ;
CI = OR (A, B)
;
C2 = EXOR (A, B) ;
C3 = INVERT (A) ;
C4 = INVERT (B) ;
C5 = AND (CO, K;
C6 = AND (CI, Y
C7 = AND (C2, X
CS = AND (C3, Z
C9 = AND (C4, R;
CIO = ORFOUR (C5,'C6, C7 , C8) ;
LO = OR (C9, CIO) ;
MODULE : SHIFT ;
INPUTS : X, A, B, C, D, Y, M, N, ;
OUTPUTS : RI, S3, S2 , SI, SO, CY, ENS ;
TYPES : INTERNALS : FO , Fl, F2 , F3 , F4, F5
;
ENS = ORTHREE (M, N, 0) ;
Fl, F2, F3, F4, FO , F5 = SHUNIT4 (Y, D, C, B, A, X, N, M, 0) ;
RI, SO, SI, S2, S3, CY = 6GATE (FO, Fl, F2, F3, F4, F5, ENS) ;
MODULE : SHUNIT4 ;
INPUTS : L, D, C, B, A, R, N, X, Y ;
OUTPUTS : SO, SI, S2, S3, OUTR, OUTL ;
TYPES : INTERNALS : DO, Dl ;
{
SO, 51, OUTR, DO = SHUNIT2 (C, B, A, R, N, X, Y) ;
S2, S3, Dl, OUTL = SHUNIT2 (L, D, C, B, N, X, Y) ;
MODULE : SHUNIT2 ;
INPUTS : L, B, A, R, N, X, Y ;
OUTPUTS : SO, SI, OUTR, OUTL ;
TYPES : ;
{
50 = SHUNITl (B, A, R, N, X, Y) ;
51 = SHUNITl (L, B, A, N, X, Y) ;
OUTR = AND (A, Y) ;
OUTL = AND (B, X) ;
MODULE : SHUNITl ;
INPUTS : C, B, A, N, L, R ;
OUTPUTS : S ;
TYPES : INTERNALS : EO , El, E2 ;
EO = AND (B, N) ;
El = AND (A, L) ;
E2 = AND (C, R) ;
S = ORTHREE (EO, El, E2) ;
MODULE : 8GATE ;
INPUTS :A,B,C,D,E,F,G,H,Z;







BO, Bl, B2, B3 = 4GATE (A, B, C, D, Z) ;
B4, B5, 36, B7 = 4GATE (E, F, G, H, Z) ;
MODULE : 6GATE ;
INPUTS :A, B, C, D, E, F, X;
OUTPUTS : GO, Gl , G2 . G3 , G4 , G5 ;
TYPES : ;
{
GO, Gl, G2, G3 = 4GATE (A, B, C, D, X) ;
G4, G5 = 2GATE ( E, F, X) ;
MODULE : 4GATE ;
INPUTS : A, B, C, D, X ;
OUTPUTS : 10, II, 12, 13 ;
TYPES : ;
{
10, II = 2GATE (A, B, X) ;
12, 13 = 2GATE (C, D, X) ;
MODULE : 2GATE ;
INPUTS : A, B, X ;
OUTPUTS : NO, Nl ;
TYPES : ;
{
NO = AND (A, X) ;
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